SlideShare ist ein Scribd-Unternehmen logo
1 von 16
A
                               Seminar
                                 on


             HIGH-K DEVICES
              Name:           Subash John
              Roll number:   CGB0911005
              Course:        M.Sc. [Engg.] VLSI System Design
              Module Code: VSD527
              Module Title:  Integrated Circuit Analysis and Design
              Module Leader: Prof. Cyril Prasanna Raj P.




24/10/2011                                                            1
              M.S.Ramaiah School of Advanced Studies, Bangalore
Contents

•   Introduction

•   Problem with SiO2

•   What is high-k?

•   Why high-k dielectric?

•   High-k and polysilicon interface

•   Use of metal gates

•   The high-k – metal gate solution

•   Future scope

•   References




                                                                          2
                      M.S.Ramaiah School of Advanced Studies, Bangalore
Introduction

•   Since the 1960‟s semiconductor industry has used poly-Silicon gate with a Silicon dioxide
    gate dielectric layer.

•   As transistor sizes are shrinking, the gate dielectric and Silicon dioxide are only a few atomic
    layers thick.

•   Further scaling would increase the already-problematic gate current leakage (IG) and lead to
    power loss, increased power consumption, and generate excess heat.

•   Intel has achieved a significant breakthrough in transistor technology by developing high-k +
    metal gate transistors for its 45 nm node codenamed Penryn processor that significantly
    reduces leakage power, deliver higher performance and greater energy efficiency

•   Use of HfO2 (k=20), ZrO2 (23), and Ta2O5 (26) as high-k gate-dielectrics.




                                                                                                   3
                        M.S.Ramaiah School of Advanced Studies, Bangalore
Problem with SiO2

•   SiO2 layer thickness has shrunk to 1.2nm (5 atoms) for 90nm node

•   Due to excessive tunneling current, it would stop playing role of an insulator
                                                                                     C
•   The capacitance of the gate can be modeled as a parallel-plate capacitor

•   Since the t is greater for the new dielectric gate material, it requires an even larger dielectric
    constant k to increase the overall capacitance – that‟s where the new high-k dielectric
    materials come into play.




                                   Figure 1 Oxide thickness vs. Gate leakage
                                                                                                     4
                       M.S.Ramaiah School of Advanced Studies, Bangalore
What is High-K?
•   The dielectric constant, k, is a parameter defining ability of material to store energy/charge.

•   “AIR” is the reference with “K=1”.

•   Silicon dioxide has k=3.9. Dielectrics featuring k>3.9 are referred to as “high”-k dielectrics.

•   A higher k value means a greater capacitance at greater thicknesses.




                                     Figure 2 SiO2 vs. HK
                                                                                                      5
                       M.S.Ramaiah School of Advanced Studies, Bangalore
Why High-k dielectric?




Figure 3 Capacitance vs. Dielectric thickness plot   Figure 4 Leakage current vs. Vg plot
                                                                                            6
                   M.S.Ramaiah School of Advanced Studies, Bangalore
High-K and PolySilicon Interface




          Figure 5 HK and PolySi interface
                                                    7
M.S.Ramaiah School of Advanced Studies, Bangalore
Mobility degradation and Phonon
    scattering at High-kPolySilicon interface




Figure 6 Mobility vs. Electric field         Figure 7 Phonon scattering

                                                                          8
           M.S.Ramaiah School of Advanced Studies, Bangalore
When SiO2 is replaced with a high-k material it was found that PolySi and High-k material
were not compatible so PolySi is being replaced by a Metal to make it compatible with the
                                    high-k material.




                        Figure 8 Conventional vs. HK based transistor
                                                                                            9
                   M.S.Ramaiah School of Advanced Studies, Bangalore
Use of Metal Gates
•   As a conductor, metal can pack in hundreds of times more electrons than poly silicon

•   Metal gate electrodes (Co, Ni, Mo, W) are able to decrease phonon scatterings and reduce the
    mobility degradation problem.

•   The key property - Work Function of metal.




                            Figure 9 Scattering in Poly vs. Metal gate
                                                                                              10
                      M.S.Ramaiah School of Advanced Studies, Bangalore
Metal Gate
•   Metal gate screens surface phonon scattering and improves channel mobility in high-k
    transistors

•   Furthermore, a thicker Hafnium-based dielectric gate with a metal gate increases
    resistance and reduces the unwanted gate leakage current.




                       Figure 10 Surface mobility vs. Electric field plot
                                                                                           11
                      M.S.Ramaiah School of Advanced Studies, Bangalore
The High-k – Metal gate solution




          Figure 11 HK + Metal gate solution
                                                    12
M.S.Ramaiah School of Advanced Studies, Bangalore
The High-k – Metal gate solution

Metal Gate

•   Increases the gate field effect

High-k Dielectric

•   Increases the gate field effect

•   Allows use of thicker dielectric layer to
    reduce gate leakage                            Figure 12 Gate leakage vs. Vgs plot
HK + MG Combined

•   Drive current increased >20% (>20%
    higher performance)

•   Or source-drain leakage reduced >5x

•   Gate oxide leakage reduced >10x


                                                Figure 13 E-field vs. Technology node plot
                                                                                             13
                       M.S.Ramaiah School of Advanced Studies, Bangalore
Future scope

•   High-k dielectrics are vital for next-generation low power-consumption, low leakage, high
    performance logic devices

•   Formation and compatibility of high-k dielectrics better with non-silicon materials (non SiO2-
    based). Use of Germanium substrate with a high-k dielectric and a metal gate increases the
    total capacitance.




                                                                                                 14
                         M.S.Ramaiah School of Advanced Studies, Bangalore
References

[1]   Chao, L. (2008) „Intel‟s 45nm CMOS Technology‟ Intel Technology Journal [online] 12(3).
      available from <http://www.intel.com/technology/itj/2008/v12i2/index.htm> [23 Oct 2011]



[2]   Intel 45nm high-k metal gate press release (2007), Intel Demonstrates High-k + Metal Gate
      Transistor   Breakthrough       on    45nm    Microprocessor   [online]   available   from
      <http://www.intel.com/pressroom/kits/45nm> [21 Oct 2011]



[3]   Mark    T.   Bohr     (2007),        The   High-k   Solution   [online]   available   from
      <http://spectrum.ieee.org/semiconductors/design/the-highk-solution> [16 Oct 2011]




                                                                                              15
                     M.S.Ramaiah School of Advanced Studies, Bangalore
THANK YOU

                                                    16
M.S.Ramaiah School of Advanced Studies, Bangalore

Weitere ähnliche Inhalte

Was ist angesagt?

Introduction To Microelectronics
Introduction To MicroelectronicsIntroduction To Microelectronics
Introduction To Microelectronics
Ankita Jaiswal
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication ppt
Manjushree Mashal
 
Double Patterning (4/2 update)
Double Patterning (4/2 update)Double Patterning (4/2 update)
Double Patterning (4/2 update)
Danny Luk
 

Was ist angesagt? (20)

Ic tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process IntegrationIc tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process Integration
 
High Electron Mobility Transistor
High Electron Mobility TransistorHigh Electron Mobility Transistor
High Electron Mobility Transistor
 
Short channel effects
Short channel effectsShort channel effects
Short channel effects
 
Double patterning for 32nm and beyond
Double patterning for 32nm and beyondDouble patterning for 32nm and beyond
Double patterning for 32nm and beyond
 
Analytical Modeling of Tunneling Field Effect Transistor (TFET)
Analytical Modeling of Tunneling Field Effect Transistor (TFET)Analytical Modeling of Tunneling Field Effect Transistor (TFET)
Analytical Modeling of Tunneling Field Effect Transistor (TFET)
 
VLSI Technology Trends
VLSI Technology TrendsVLSI Technology Trends
VLSI Technology Trends
 
Introduction To Microelectronics
Introduction To MicroelectronicsIntroduction To Microelectronics
Introduction To Microelectronics
 
SOI
SOISOI
SOI
 
SiC: An advanced semiconductor material for power devices
SiC: An advanced semiconductor material for power devicesSiC: An advanced semiconductor material for power devices
SiC: An advanced semiconductor material for power devices
 
Junctionless Transistor
Junctionless Transistor Junctionless Transistor
Junctionless Transistor
 
Matching concept in Microelectronics
Matching concept in MicroelectronicsMatching concept in Microelectronics
Matching concept in Microelectronics
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication ppt
 
Chapter 4b
Chapter 4bChapter 4b
Chapter 4b
 
Lightly Doped Drain
Lightly Doped DrainLightly Doped Drain
Lightly Doped Drain
 
Epitaxy growth
Epitaxy growthEpitaxy growth
Epitaxy growth
 
Double Patterning (4/2 update)
Double Patterning (4/2 update)Double Patterning (4/2 update)
Double Patterning (4/2 update)
 
schottky barrier and contact resistance
schottky barrier and contact resistanceschottky barrier and contact resistance
schottky barrier and contact resistance
 
Low power vlsi design ppt
Low power vlsi design pptLow power vlsi design ppt
Low power vlsi design ppt
 
Mos short channel effects
Mos short channel effectsMos short channel effects
Mos short channel effects
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design
 

Andere mochten auch

45nm transistor properties
45nm transistor properties45nm transistor properties
45nm transistor properties
Deiptii Das
 
半導體製程
半導體製程半導體製程
半導體製程
zhchenwin
 
3515_Ch 6_Dielectric Properties of Materials_ M A Islam
3515_Ch 6_Dielectric Properties of Materials_ M A Islam3515_Ch 6_Dielectric Properties of Materials_ M A Islam
3515_Ch 6_Dielectric Properties of Materials_ M A Islam
Dr. Mohammad Aminul Islam
 

Andere mochten auch (20)

Low K Dielectrics
Low K DielectricsLow K Dielectrics
Low K Dielectrics
 
Dielectrics and microwaves
Dielectrics and microwavesDielectrics and microwaves
Dielectrics and microwaves
 
Dielectric Material and properties
Dielectric Material and propertiesDielectric Material and properties
Dielectric Material and properties
 
DIELECTRICS PPT
DIELECTRICS PPTDIELECTRICS PPT
DIELECTRICS PPT
 
Dielectric Spectroscopy and Dielectric Permittivity Physical Nature
Dielectric Spectroscopy and Dielectric Permittivity Physical NatureDielectric Spectroscopy and Dielectric Permittivity Physical Nature
Dielectric Spectroscopy and Dielectric Permittivity Physical Nature
 
Intel 45nm high-k metal-gate press release
Intel 45nm high-k metal-gate press releaseIntel 45nm high-k metal-gate press release
Intel 45nm high-k metal-gate press release
 
45nm Product Press Briefing
45nm Product Press Briefing45nm Product Press Briefing
45nm Product Press Briefing
 
Issm 2010-po-o-102 ppt-for_cdrom_final_revised
Issm 2010-po-o-102 ppt-for_cdrom_final_revisedIssm 2010-po-o-102 ppt-for_cdrom_final_revised
Issm 2010-po-o-102 ppt-for_cdrom_final_revised
 
HIGH-K DEVICES BY ALD FOR SEMICONDUCTOR APPLICATIONS
HIGH-K DEVICES BY ALD FOR SEMICONDUCTOR APPLICATIONSHIGH-K DEVICES BY ALD FOR SEMICONDUCTOR APPLICATIONS
HIGH-K DEVICES BY ALD FOR SEMICONDUCTOR APPLICATIONS
 
Globalfoundries, DAC 2011 Update
Globalfoundries, DAC 2011 UpdateGlobalfoundries, DAC 2011 Update
Globalfoundries, DAC 2011 Update
 
45nm Summary Foils
45nm Summary Foils45nm Summary Foils
45nm Summary Foils
 
Paul Ahern - Copper/ low-K Interconnect Technology
Paul Ahern - Copper/ low-K Interconnect TechnologyPaul Ahern - Copper/ low-K Interconnect Technology
Paul Ahern - Copper/ low-K Interconnect Technology
 
45nm transistor properties
45nm transistor properties45nm transistor properties
45nm transistor properties
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
 
Streamer theory of breakdown
Streamer theory of breakdownStreamer theory of breakdown
Streamer theory of breakdown
 
Metal oxide semiconductor
Metal oxide semiconductorMetal oxide semiconductor
Metal oxide semiconductor
 
半導體製程
半導體製程半導體製程
半導體製程
 
3515_Ch 6_Dielectric Properties of Materials_ M A Islam
3515_Ch 6_Dielectric Properties of Materials_ M A Islam3515_Ch 6_Dielectric Properties of Materials_ M A Islam
3515_Ch 6_Dielectric Properties of Materials_ M A Islam
 
Sushant
SushantSushant
Sushant
 
50 years of Moore's Law.
50 years of Moore's Law.50 years of Moore's Law.
50 years of Moore's Law.
 

Ähnlich wie High k dielectrics

Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...
Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...
Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...
Dang Trang
 
Dielectric Q-V Measurements using COS technique
Dielectric Q-V Measurements using COS techniqueDielectric Q-V Measurements using COS technique
Dielectric Q-V Measurements using COS technique
Michael Shifrin
 
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
IJERD Editor
 
Gatestackdesign updated
Gatestackdesign updatedGatestackdesign updated
Gatestackdesign updated
soreciety
 
ECE499-Sp2016-tsai
ECE499-Sp2016-tsaiECE499-Sp2016-tsai
ECE499-Sp2016-tsai
Philip Tsai
 
ECE499-Sp2016-tsai
ECE499-Sp2016-tsaiECE499-Sp2016-tsai
ECE499-Sp2016-tsai
Philip Tsai
 
Quantum dot solar cell
Quantum dot solar cellQuantum dot solar cell
Quantum dot solar cell
Rohil Kumar
 
Distinct ρ-based model of silicon N-channel double gate MOSFET
Distinct ρ-based model of silicon N-channel double gate  MOSFETDistinct ρ-based model of silicon N-channel double gate  MOSFET
Distinct ρ-based model of silicon N-channel double gate MOSFET
International Journal of Reconfigurable and Embedded Systems
 
Nano conductive adhesives for nano-electronics interconnection
Nano conductive adhesives for nano-electronics interconnectionNano conductive adhesives for nano-electronics interconnection
Nano conductive adhesives for nano-electronics interconnection
nguyentruong22
 

Ähnlich wie High k dielectrics (20)

Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...
Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...
Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...
 
Dielectric Q-V Measurements using COS technique
Dielectric Q-V Measurements using COS techniqueDielectric Q-V Measurements using COS technique
Dielectric Q-V Measurements using COS technique
 
IRJET- Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
IRJET-  	  Simulation of High K Dielectric MOS with HFo2 as a Gate DielectricIRJET-  	  Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
IRJET- Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
 
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
 
TCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFET
TCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFETTCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFET
TCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFET
 
Gatestackdesign updated
Gatestackdesign updatedGatestackdesign updated
Gatestackdesign updated
 
Dielectric materials
Dielectric materialsDielectric materials
Dielectric materials
 
super capacitor.docx
super capacitor.docxsuper capacitor.docx
super capacitor.docx
 
Introduction about semiconductors and their integration with nanomaterial
Introduction about semiconductors and their integration with nanomaterialIntroduction about semiconductors and their integration with nanomaterial
Introduction about semiconductors and their integration with nanomaterial
 
YBCO: Superconductor
YBCO: SuperconductorYBCO: Superconductor
YBCO: Superconductor
 
ECE499-Sp2016-tsai
ECE499-Sp2016-tsaiECE499-Sp2016-tsai
ECE499-Sp2016-tsai
 
ECE499-Sp2016-tsai
ECE499-Sp2016-tsaiECE499-Sp2016-tsai
ECE499-Sp2016-tsai
 
msc project.pdf
msc project.pdfmsc project.pdf
msc project.pdf
 
Quantum dot solar cell
Quantum dot solar cellQuantum dot solar cell
Quantum dot solar cell
 
Distinct ρ-based model of silicon N-channel double gate MOSFET
Distinct ρ-based model of silicon N-channel double gate  MOSFETDistinct ρ-based model of silicon N-channel double gate  MOSFET
Distinct ρ-based model of silicon N-channel double gate MOSFET
 
Silicon Carbide in Microsystem Technology — Thin Film Versus Bulk Material
Silicon Carbide in Microsystem Technology — Thin Film Versus Bulk MaterialSilicon Carbide in Microsystem Technology — Thin Film Versus Bulk Material
Silicon Carbide in Microsystem Technology — Thin Film Versus Bulk Material
 
Seismic response of steel beams coupling concrete walls
Seismic response of steel beams coupling concrete wallsSeismic response of steel beams coupling concrete walls
Seismic response of steel beams coupling concrete walls
 
Nano conductive adhesives for nano-electronics interconnection
Nano conductive adhesives for nano-electronics interconnectionNano conductive adhesives for nano-electronics interconnection
Nano conductive adhesives for nano-electronics interconnection
 
A Temperature-Aware Time-Dependent Dielectric Breakdown Analysis Framework
A Temperature-Aware Time-Dependent Dielectric Breakdown Analysis FrameworkA Temperature-Aware Time-Dependent Dielectric Breakdown Analysis Framework
A Temperature-Aware Time-Dependent Dielectric Breakdown Analysis Framework
 
Aq4101243247
Aq4101243247Aq4101243247
Aq4101243247
 

Mehr von Subash John

Piezoelectric electric based energy harvesting
Piezoelectric electric based energy harvestingPiezoelectric electric based energy harvesting
Piezoelectric electric based energy harvesting
Subash John
 
Nano solar cells
Nano solar cellsNano solar cells
Nano solar cells
Subash John
 
Seminar on Cascode amplifier
Seminar on Cascode amplifierSeminar on Cascode amplifier
Seminar on Cascode amplifier
Subash John
 
Component & assembly issues in PCB design
Component & assembly issues in PCB designComponent & assembly issues in PCB design
Component & assembly issues in PCB design
Subash John
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerations
Subash John
 
System Verilog 2009 & 2012 enhancements
System Verilog 2009 & 2012 enhancementsSystem Verilog 2009 & 2012 enhancements
System Verilog 2009 & 2012 enhancements
Subash John
 
Fault simulation – application and methods
Fault simulation – application and methodsFault simulation – application and methods
Fault simulation – application and methods
Subash John
 
Companies handling VLSI and ASIC design
Companies handling VLSI and ASIC designCompanies handling VLSI and ASIC design
Companies handling VLSI and ASIC design
Subash John
 
Fabrication units in India and outside
Fabrication units in India and outsideFabrication units in India and outside
Fabrication units in India and outside
Subash John
 

Mehr von Subash John (10)

Piezoelectric electric based energy harvesting
Piezoelectric electric based energy harvestingPiezoelectric electric based energy harvesting
Piezoelectric electric based energy harvesting
 
Nano solar cells
Nano solar cellsNano solar cells
Nano solar cells
 
Seminar on Cascode amplifier
Seminar on Cascode amplifierSeminar on Cascode amplifier
Seminar on Cascode amplifier
 
Component & assembly issues in PCB design
Component & assembly issues in PCB designComponent & assembly issues in PCB design
Component & assembly issues in PCB design
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerations
 
System Verilog 2009 & 2012 enhancements
System Verilog 2009 & 2012 enhancementsSystem Verilog 2009 & 2012 enhancements
System Verilog 2009 & 2012 enhancements
 
Fault simulation – application and methods
Fault simulation – application and methodsFault simulation – application and methods
Fault simulation – application and methods
 
Companies handling VLSI and ASIC design
Companies handling VLSI and ASIC designCompanies handling VLSI and ASIC design
Companies handling VLSI and ASIC design
 
Fabrication units in India and outside
Fabrication units in India and outsideFabrication units in India and outside
Fabrication units in India and outside
 
DDR2 SDRAM
DDR2 SDRAMDDR2 SDRAM
DDR2 SDRAM
 

Kürzlich hochgeladen

+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
?#DUbAI#??##{{(☎️+971_581248768%)**%*]'#abortion pills for sale in dubai@
 
Why Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire businessWhy Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire business
panagenda
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
WSO2
 

Kürzlich hochgeladen (20)

Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
 
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
 
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWEREMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
 
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
 
Artificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : UncertaintyArtificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : Uncertainty
 
Why Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire businessWhy Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire business
 
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, AdobeApidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
 
Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...
 
Exploring Multimodal Embeddings with Milvus
Exploring Multimodal Embeddings with MilvusExploring Multimodal Embeddings with Milvus
Exploring Multimodal Embeddings with Milvus
 
WSO2's API Vision: Unifying Control, Empowering Developers
WSO2's API Vision: Unifying Control, Empowering DevelopersWSO2's API Vision: Unifying Control, Empowering Developers
WSO2's API Vision: Unifying Control, Empowering Developers
 
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodPolkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
 
Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)
 
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ..."I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
 
AI+A11Y 11MAY2024 HYDERBAD GAAD 2024 - HelloA11Y (11 May 2024)
AI+A11Y 11MAY2024 HYDERBAD GAAD 2024 - HelloA11Y (11 May 2024)AI+A11Y 11MAY2024 HYDERBAD GAAD 2024 - HelloA11Y (11 May 2024)
AI+A11Y 11MAY2024 HYDERBAD GAAD 2024 - HelloA11Y (11 May 2024)
 
Strategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherStrategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a Fresher
 
[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century education
 
ICT role in 21st century education and its challenges
ICT role in 21st century education and its challengesICT role in 21st century education and its challenges
ICT role in 21st century education and its challenges
 
Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...
Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...
Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
 

High k dielectrics

  • 1. A Seminar on HIGH-K DEVICES Name: Subash John Roll number: CGB0911005 Course: M.Sc. [Engg.] VLSI System Design Module Code: VSD527 Module Title: Integrated Circuit Analysis and Design Module Leader: Prof. Cyril Prasanna Raj P. 24/10/2011 1 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 2. Contents • Introduction • Problem with SiO2 • What is high-k? • Why high-k dielectric? • High-k and polysilicon interface • Use of metal gates • The high-k – metal gate solution • Future scope • References 2 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 3. Introduction • Since the 1960‟s semiconductor industry has used poly-Silicon gate with a Silicon dioxide gate dielectric layer. • As transistor sizes are shrinking, the gate dielectric and Silicon dioxide are only a few atomic layers thick. • Further scaling would increase the already-problematic gate current leakage (IG) and lead to power loss, increased power consumption, and generate excess heat. • Intel has achieved a significant breakthrough in transistor technology by developing high-k + metal gate transistors for its 45 nm node codenamed Penryn processor that significantly reduces leakage power, deliver higher performance and greater energy efficiency • Use of HfO2 (k=20), ZrO2 (23), and Ta2O5 (26) as high-k gate-dielectrics. 3 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 4. Problem with SiO2 • SiO2 layer thickness has shrunk to 1.2nm (5 atoms) for 90nm node • Due to excessive tunneling current, it would stop playing role of an insulator C • The capacitance of the gate can be modeled as a parallel-plate capacitor • Since the t is greater for the new dielectric gate material, it requires an even larger dielectric constant k to increase the overall capacitance – that‟s where the new high-k dielectric materials come into play. Figure 1 Oxide thickness vs. Gate leakage 4 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 5. What is High-K? • The dielectric constant, k, is a parameter defining ability of material to store energy/charge. • “AIR” is the reference with “K=1”. • Silicon dioxide has k=3.9. Dielectrics featuring k>3.9 are referred to as “high”-k dielectrics. • A higher k value means a greater capacitance at greater thicknesses. Figure 2 SiO2 vs. HK 5 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 6. Why High-k dielectric? Figure 3 Capacitance vs. Dielectric thickness plot Figure 4 Leakage current vs. Vg plot 6 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 7. High-K and PolySilicon Interface Figure 5 HK and PolySi interface 7 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 8. Mobility degradation and Phonon scattering at High-kPolySilicon interface Figure 6 Mobility vs. Electric field Figure 7 Phonon scattering 8 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 9. When SiO2 is replaced with a high-k material it was found that PolySi and High-k material were not compatible so PolySi is being replaced by a Metal to make it compatible with the high-k material. Figure 8 Conventional vs. HK based transistor 9 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 10. Use of Metal Gates • As a conductor, metal can pack in hundreds of times more electrons than poly silicon • Metal gate electrodes (Co, Ni, Mo, W) are able to decrease phonon scatterings and reduce the mobility degradation problem. • The key property - Work Function of metal. Figure 9 Scattering in Poly vs. Metal gate 10 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 11. Metal Gate • Metal gate screens surface phonon scattering and improves channel mobility in high-k transistors • Furthermore, a thicker Hafnium-based dielectric gate with a metal gate increases resistance and reduces the unwanted gate leakage current. Figure 10 Surface mobility vs. Electric field plot 11 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 12. The High-k – Metal gate solution Figure 11 HK + Metal gate solution 12 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 13. The High-k – Metal gate solution Metal Gate • Increases the gate field effect High-k Dielectric • Increases the gate field effect • Allows use of thicker dielectric layer to reduce gate leakage Figure 12 Gate leakage vs. Vgs plot HK + MG Combined • Drive current increased >20% (>20% higher performance) • Or source-drain leakage reduced >5x • Gate oxide leakage reduced >10x Figure 13 E-field vs. Technology node plot 13 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 14. Future scope • High-k dielectrics are vital for next-generation low power-consumption, low leakage, high performance logic devices • Formation and compatibility of high-k dielectrics better with non-silicon materials (non SiO2- based). Use of Germanium substrate with a high-k dielectric and a metal gate increases the total capacitance. 14 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 15. References [1] Chao, L. (2008) „Intel‟s 45nm CMOS Technology‟ Intel Technology Journal [online] 12(3). available from <http://www.intel.com/technology/itj/2008/v12i2/index.htm> [23 Oct 2011] [2] Intel 45nm high-k metal gate press release (2007), Intel Demonstrates High-k + Metal Gate Transistor Breakthrough on 45nm Microprocessor [online] available from <http://www.intel.com/pressroom/kits/45nm> [21 Oct 2011] [3] Mark T. Bohr (2007), The High-k Solution [online] available from <http://spectrum.ieee.org/semiconductors/design/the-highk-solution> [16 Oct 2011] 15 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 16. THANK YOU 16 M.S.Ramaiah School of Advanced Studies, Bangalore