SlideShare ist ein Scribd-Unternehmen logo
1 von 5
Downloaden Sie, um offline zu lesen
Digital Technique Mrs. Sunita M Dol
Page 1
HANDOUT#7b
AIM:
Verify the truth table of IC-74151 and implement 16:1 mux using two 8:1 mux and
one OR gate
LEARNING OBJECTIVES:
- To understand the working of multiplexer
- To implement the 16:1 mux using two 8:1 mux and OR gate
COMPONENT REQUIRED:
- Logic gates (IC) trainer kit.
- Connecting patch chords.
- IC 74151 , IC 7432, IC 7404
Sr. No. Component Specification
1 8:1 mux IC74151
2 NOT gate IC7404
3 OR gate IC7432
THEORY:
Mutiplexer or data selector is the combinational circuit that gets one out of
several inputs to a single output.
In multiplexer, the input selected is controlled by a set of select lines. For
selecting one out of n inputs for connection to the output, a set of m select
lines is required where 2m
=n.
Depending upon the digital code applied at select lines, one out of n data
sources is selected and transmitted to a single output channel.
A strobe or enable input G is incorporated which helps in cascading and it is
generally active low which means it perform its intended operation when it
is low.
IC 74151 Description
o IC 74151 is used as 8:1 mux. It is a 16 pin IC.
Digital Technique Mrs. Sunita M Dol
Page 2
o Pin number 4, 3, 2, 1, 15, 14, 13, 12 acts as input signal from 0 to 7
respectively.
o Pin number 9, 10, 11 are the select inputs used to set an input.
o We get the output of this circuit at pin number 5. And its complement
on pin number 6.
o Pin number 7 acts as a strobe which is used for cascading purpose
otherwise it is connected to the ground.
o Pin number 16 is the power supply that is Vcc.
o The block diagram of IC 74151 is given in figure a and pin diagram of
IC 74151 is given in figure b.
Figure a: Block diagram
Digital Technique Mrs. Sunita M Dol
Page 3
Figure b: Pin diagram
Truth table:
Select Input Output
Y
S2 S1 S0
I0 0 0 0 0
I1 0 0 1 1
I2 0 1 0 2
I3 0 1 1 3
I4 1 0 0 4
I5 1 0 1 5
I6 1 1 0 6
I7 1 1 1 7
16:1 mux using two 8:1 mux
o A four variable truth table or logic expression can be implemented
using two 8:1 mux and one OR gate.
o This is achieved with the help of enable or strobe.
o The circuit diagram is shown in figure c.
Digital Technique Mrs. Sunita M Dol
Page 4
Figure c: Multiplexer tree
Truth Table:
Select Input Output
Y
S3 S2 S1 S0
I0 0 0 0 0 0
I1 0 0 0 1 1
I2 0 0 1 0 2
Digital Technique Mrs. Sunita M Dol
Page 5
I3 0 0 1 1 3
I4 0 1 0 0 4
I5 0 1 0 1 5
I6 0 1 1 0 6
I7 0 1 1 1 7
I8 1 0 0 0 8
I9 1 0 0 1 9
I10 1 0 1 0 10
I11 1 0 1 1 11
I12 1 1 0 0 12
I13 1 1 0 1 13
I14 1 1 1 0 14
I15 1 1 1 1 15
PROCEDURE:
1. Check the components for their working.
2. Insert the appropriate IC into the IC base.
3. Make connections as shown in the circuit diagram.
4. Provide the input data via the input switches and observe the output on
output LEDs
5. Give various combinations of inputs and note down the output with help of
LED for all gate ICs one by one.
RESULT:
Thus we have verified the truth table of IC 74151 and implemented the 16:1 mux
using two 8:1 mux and one OR gate.

Weitere ähnliche Inhalte

Was ist angesagt?

Registers and counters
Registers and counters Registers and counters
Registers and counters
Deepak John
 
Adder substracter
Adder substracterAdder substracter
Adder substracter
WanNurdiana
 
Interfacing stepper motor
Interfacing stepper motorInterfacing stepper motor
Interfacing stepper motor
PRADEEP
 

Was ist angesagt? (20)

Unit 4 dica
Unit 4 dicaUnit 4 dica
Unit 4 dica
 
D and T Flip Flop
D and T Flip FlopD and T Flip Flop
D and T Flip Flop
 
Registers and counters
Registers and counters Registers and counters
Registers and counters
 
Two port networks (y parameters)
Two port networks (y parameters)Two port networks (y parameters)
Two port networks (y parameters)
 
ADC - Analog to Digital Conversion on AVR microcontroller Atmega16
ADC - Analog to Digital  Conversion on AVR microcontroller Atmega16ADC - Analog to Digital  Conversion on AVR microcontroller Atmega16
ADC - Analog to Digital Conversion on AVR microcontroller Atmega16
 
Shift Registers
Shift RegistersShift Registers
Shift Registers
 
Bcd to 7 segment display
Bcd to 7 segment displayBcd to 7 segment display
Bcd to 7 segment display
 
convolution
convolutionconvolution
convolution
 
Real Life Application of Digital Electronics
Real Life Application of Digital ElectronicsReal Life Application of Digital Electronics
Real Life Application of Digital Electronics
 
Adder substracter
Adder substracterAdder substracter
Adder substracter
 
BCD ADDER
BCD ADDER BCD ADDER
BCD ADDER
 
8085 arithmetic instructions
8085 arithmetic instructions8085 arithmetic instructions
8085 arithmetic instructions
 
Design and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilogDesign and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilog
 
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCETEC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
 
Decoders.pptx
Decoders.pptxDecoders.pptx
Decoders.pptx
 
HDL (hardware description language) presentation
HDL (hardware description language) presentationHDL (hardware description language) presentation
HDL (hardware description language) presentation
 
DC Power Supply Project Report (PCB)
DC Power Supply Project Report (PCB)DC Power Supply Project Report (PCB)
DC Power Supply Project Report (PCB)
 
Two port networks
Two port networksTwo port networks
Two port networks
 
Interfacing stepper motor
Interfacing stepper motorInterfacing stepper motor
Interfacing stepper motor
 
Microprocessor architecture-I
Microprocessor architecture-IMicroprocessor architecture-I
Microprocessor architecture-I
 

Ähnlich wie Assignment#7b

Ähnlich wie Assignment#7b (20)

Assignment#4b
Assignment#4bAssignment#4b
Assignment#4b
 
Assignment#4a
Assignment#4aAssignment#4a
Assignment#4a
 
Assignment#7a
Assignment#7aAssignment#7a
Assignment#7a
 
Assignment#2
Assignment#2Assignment#2
Assignment#2
 
Bds lab 4
Bds lab 4Bds lab 4
Bds lab 4
 
Assignment#3a
Assignment#3aAssignment#3a
Assignment#3a
 
Nand gate breadboardtask
Nand gate breadboardtaskNand gate breadboardtask
Nand gate breadboardtask
 
Traffic signal
Traffic signalTraffic signal
Traffic signal
 
Assignment#3b
Assignment#3bAssignment#3b
Assignment#3b
 
ANALYSIS & DESIGN OF COMBINATIONAL LOGIC
ANALYSIS & DESIGN OF COMBINATIONAL LOGICANALYSIS & DESIGN OF COMBINATIONAL LOGIC
ANALYSIS & DESIGN OF COMBINATIONAL LOGIC
 
Assignment#6
Assignment#6Assignment#6
Assignment#6
 
Design, Construction and Operation of a 4-Bit Counting Circuit
Design, Construction and Operation of a 4-Bit Counting CircuitDesign, Construction and Operation of a 4-Bit Counting Circuit
Design, Construction and Operation of a 4-Bit Counting Circuit
 
K010137378
K010137378K010137378
K010137378
 
Traffic signal design study
Traffic signal design studyTraffic signal design study
Traffic signal design study
 
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
 
Experimentdsd[1]
Experimentdsd[1]Experimentdsd[1]
Experimentdsd[1]
 
SCSVMV_DSD LAB MANUAL_KMS
SCSVMV_DSD LAB MANUAL_KMSSCSVMV_DSD LAB MANUAL_KMS
SCSVMV_DSD LAB MANUAL_KMS
 
Dee2034 chapter 6 register
Dee2034 chapter 6 registerDee2034 chapter 6 register
Dee2034 chapter 6 register
 
Assignment#1b
Assignment#1bAssignment#1b
Assignment#1b
 
Dld (lab 1 & 2)
Dld (lab 1 & 2)Dld (lab 1 & 2)
Dld (lab 1 & 2)
 

Mehr von Sunita Milind Dol

Mehr von Sunita Milind Dol (20)

9.Joins.pdf
9.Joins.pdf9.Joins.pdf
9.Joins.pdf
 
8.Views.pdf
8.Views.pdf8.Views.pdf
8.Views.pdf
 
7. Nested Subqueries.pdf
7. Nested Subqueries.pdf7. Nested Subqueries.pdf
7. Nested Subqueries.pdf
 
6. Aggregate Functions.pdf
6. Aggregate Functions.pdf6. Aggregate Functions.pdf
6. Aggregate Functions.pdf
 
5. Basic Structure of SQL Queries.pdf
5. Basic Structure of SQL Queries.pdf5. Basic Structure of SQL Queries.pdf
5. Basic Structure of SQL Queries.pdf
 
4. DML.pdf
4. DML.pdf4. DML.pdf
4. DML.pdf
 
3. DDL.pdf
3. DDL.pdf3. DDL.pdf
3. DDL.pdf
 
2. SQL Introduction.pdf
2. SQL Introduction.pdf2. SQL Introduction.pdf
2. SQL Introduction.pdf
 
1. University Example.pdf
1. University Example.pdf1. University Example.pdf
1. University Example.pdf
 
Assignment12
Assignment12Assignment12
Assignment12
 
Assignment11
Assignment11Assignment11
Assignment11
 
Assignment10
Assignment10Assignment10
Assignment10
 
Assignment9
Assignment9Assignment9
Assignment9
 
Assignment8
Assignment8Assignment8
Assignment8
 
Assignment7
Assignment7Assignment7
Assignment7
 
Assignment6
Assignment6Assignment6
Assignment6
 
Assignment5
Assignment5Assignment5
Assignment5
 
Assignment4
Assignment4Assignment4
Assignment4
 
Assignment3
Assignment3Assignment3
Assignment3
 
Assignment2
Assignment2Assignment2
Assignment2
 

Kürzlich hochgeladen

Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
Epec Engineered Technologies
 
notes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.pptnotes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.ppt
MsecMca
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
MayuraD1
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
ssuser89054b
 

Kürzlich hochgeladen (20)

Computer Lecture 01.pptxIntroduction to Computers
Computer Lecture 01.pptxIntroduction to ComputersComputer Lecture 01.pptxIntroduction to Computers
Computer Lecture 01.pptxIntroduction to Computers
 
Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...
Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...
Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
 
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKARHAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 
School management system project Report.pdf
School management system project Report.pdfSchool management system project Report.pdf
School management system project Report.pdf
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPT
 
Computer Networks Basics of Network Devices
Computer Networks  Basics of Network DevicesComputer Networks  Basics of Network Devices
Computer Networks Basics of Network Devices
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
 
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
 
Design For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the startDesign For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the start
 
Rums floating Omkareshwar FSPV IM_16112021.pdf
Rums floating Omkareshwar FSPV IM_16112021.pdfRums floating Omkareshwar FSPV IM_16112021.pdf
Rums floating Omkareshwar FSPV IM_16112021.pdf
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
 
DC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equationDC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equation
 
notes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.pptnotes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.ppt
 
Engineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planesEngineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planes
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
 
kiln thermal load.pptx kiln tgermal load
kiln thermal load.pptx kiln tgermal loadkiln thermal load.pptx kiln tgermal load
kiln thermal load.pptx kiln tgermal load
 
Bridge Jacking Design Sample Calculation.pptx
Bridge Jacking Design Sample Calculation.pptxBridge Jacking Design Sample Calculation.pptx
Bridge Jacking Design Sample Calculation.pptx
 

Assignment#7b

  • 1. Digital Technique Mrs. Sunita M Dol Page 1 HANDOUT#7b AIM: Verify the truth table of IC-74151 and implement 16:1 mux using two 8:1 mux and one OR gate LEARNING OBJECTIVES: - To understand the working of multiplexer - To implement the 16:1 mux using two 8:1 mux and OR gate COMPONENT REQUIRED: - Logic gates (IC) trainer kit. - Connecting patch chords. - IC 74151 , IC 7432, IC 7404 Sr. No. Component Specification 1 8:1 mux IC74151 2 NOT gate IC7404 3 OR gate IC7432 THEORY: Mutiplexer or data selector is the combinational circuit that gets one out of several inputs to a single output. In multiplexer, the input selected is controlled by a set of select lines. For selecting one out of n inputs for connection to the output, a set of m select lines is required where 2m =n. Depending upon the digital code applied at select lines, one out of n data sources is selected and transmitted to a single output channel. A strobe or enable input G is incorporated which helps in cascading and it is generally active low which means it perform its intended operation when it is low. IC 74151 Description o IC 74151 is used as 8:1 mux. It is a 16 pin IC.
  • 2. Digital Technique Mrs. Sunita M Dol Page 2 o Pin number 4, 3, 2, 1, 15, 14, 13, 12 acts as input signal from 0 to 7 respectively. o Pin number 9, 10, 11 are the select inputs used to set an input. o We get the output of this circuit at pin number 5. And its complement on pin number 6. o Pin number 7 acts as a strobe which is used for cascading purpose otherwise it is connected to the ground. o Pin number 16 is the power supply that is Vcc. o The block diagram of IC 74151 is given in figure a and pin diagram of IC 74151 is given in figure b. Figure a: Block diagram
  • 3. Digital Technique Mrs. Sunita M Dol Page 3 Figure b: Pin diagram Truth table: Select Input Output Y S2 S1 S0 I0 0 0 0 0 I1 0 0 1 1 I2 0 1 0 2 I3 0 1 1 3 I4 1 0 0 4 I5 1 0 1 5 I6 1 1 0 6 I7 1 1 1 7 16:1 mux using two 8:1 mux o A four variable truth table or logic expression can be implemented using two 8:1 mux and one OR gate. o This is achieved with the help of enable or strobe. o The circuit diagram is shown in figure c.
  • 4. Digital Technique Mrs. Sunita M Dol Page 4 Figure c: Multiplexer tree Truth Table: Select Input Output Y S3 S2 S1 S0 I0 0 0 0 0 0 I1 0 0 0 1 1 I2 0 0 1 0 2
  • 5. Digital Technique Mrs. Sunita M Dol Page 5 I3 0 0 1 1 3 I4 0 1 0 0 4 I5 0 1 0 1 5 I6 0 1 1 0 6 I7 0 1 1 1 7 I8 1 0 0 0 8 I9 1 0 0 1 9 I10 1 0 1 0 10 I11 1 0 1 1 11 I12 1 1 0 0 12 I13 1 1 0 1 13 I14 1 1 1 0 14 I15 1 1 1 1 15 PROCEDURE: 1. Check the components for their working. 2. Insert the appropriate IC into the IC base. 3. Make connections as shown in the circuit diagram. 4. Provide the input data via the input switches and observe the output on output LEDs 5. Give various combinations of inputs and note down the output with help of LED for all gate ICs one by one. RESULT: Thus we have verified the truth table of IC 74151 and implemented the 16:1 mux using two 8:1 mux and one OR gate.