SlideShare ist ein Scribd-Unternehmen logo
1 von 26
Downloaden Sie, um offline zu lesen
Course Name: COMPUTER FUNDAMENTAL
Lesson 3.1
LOGIC FUNDAMENTALS
Presented by
MIR ANUPAM HOSSAIN AKIB
Department of Software Engineering
ID: 191-35-2640, 28th Batch
3.1.1 INTRODUCTION
Data and control instructions move inside a computer by means of pulse of
electricity
Pulses of electricity are called digital signals.
George Boole introduced the concept of binary system in 1854
A logic gate is a circuit which uses digital signals as its inputs and outputs.
HIGH and LOW levels of a pulse can also be represented by binary 1 or 0
respectively
3.1.2 LOGIC GATES
# Primary Logic Gates:
❖ OR
❖ AND
❖ NOT
# Secondary Logic Gates:
▪ NAND
▪ NOR
▪ EXOR
▪ EXNOR
PRIMARY LOGIC GATE
3.1.2 Logic Gates
3.1.2 LOGIC GATES (Primary)
OR Gate:
• OR operation is denoted by (+) A B Y = A+B
0 0 0
0 1 1
1 0 1
1 1 1
• A HIGH (1) output results if one or all the inputs of the gate are HIGH (1).
• If neither input is HIGH, a LOW output results.
Truth Table of OR Gate
3.1.2 LOGIC GATES (Primary)
AND Gate:
• AND operation is denoted by multiple (*)
A B Y = A.B
0 0 0
0 1 0
1 0 0
1 1 1
• A HIGH (1) output results if all the inputs of the gate are HIGH (1).
• If one input is LOW (0) then a LOW output results.
Truth Table of AND Gate
A
B
Y=A.B
3.1.2 LOGIC GATES (Primary)
NOT Gate:
• The NOT gate produces an inverted version of the input at its output
• It is also known as an inverter.
• If the input variable is A, the inverted output is called NOT A
Truth Table of NOT Gate
A Y = ഥ𝑨
0 1
1 0
SECONDARY LOGIC GATE
3.1.2 Logic Gates
3.1.2 LOGIC GATES (Secondary)
NAND Gate:
Truth Table of NAND Gate
NOT + AND = NAND ☺
Y = 𝑨𝑩
A B Y = 𝑨𝑩
0 0 1
0 1 1
1 0 1
1 1 0
▪ This is equivalent to an AND gate followed by a NOT gate.
▪ The output of a NAND gate is high if any one of the inputs is low or all the inputs are low
▪ The symbol is an AND gate with a small circle on the output. The small circle represents
invertion.
3.1.2 LOGIC GATES (Secondary)
NOR Gate:
Truth Table of NOR Gate
NOT + OR = NOR ☺
Y = 𝑨 + 𝑩
A B Y = 𝑨 + 𝑩
0 0 1
0 1 0
1 0 0
1 1 0
▪ This is equivalent to an OR gate followed by a NOT gate.
▪ The output of a NOR gate is LOW if any one of the inputs is HIGH or all the inputs are
HIGH
▪ The symbol is an OR gate with a small circle on the output. The small circle represents
invertion.
3.1.2 LOGIC GATES (Secondary)
EXOR (Exclusive-OR) Gate:
Truth Table of EXOR Gate
A B Y = A ⊕ B
0 0 0
0 1 1
1 0 1
1 1 0
❖ The ‘Exclusive-OR’ gate is a circuit which will give a high output if either, but
not both, of its two inputs are high.
❖ An encircled plus sign is used to show the EXOR operation.
A
B
Y = A ⊕ B
3.1.2 LOGIC GATES (Secondary)
EXNOR (Exclusive-NOR) Gate:
Truth Table of EXNOR Gate
A B Y = A ⊕ B
0 0 1
0 1 0
1 0 0
1 1 1
❖ The ‘Exclusive-NOR’ gate circuit does the opposite to the EXOR gate
❖ It will give a low output if either, but not both, of its two inputs are high.
❖ The symbol is an EXOR gate with a small circle on the output.
A
B
Y = A ⊕ B
BOOLEAN THEOREMS
3.1.3 Boolean Theorems
3.1.3 BOOLEAN THEOREMS
Logic circuits can be simplified by Boolean algebra and simplification of logic functions
and logic circuits is an important application of Boolean algebra. Important Boolean
Theorems are given in the table.
Theorems based on AND logic Example
1. A.0 = 0 1.0 = 0
0.0 = 0
2. A.1 = A 1.1 = 1
0.1 = 0
3. A.A = A 1.1 = 1
0.0 = 0
4. A. ഥ𝑨 = 0 1.0 = 0
0.1 = 0
5. A.B = B.A [Commutative Law]
6. A.B.C = (A.B).C = A.(B.C) [Associative Law]
3.1.3 BOOLEAN THEOREMS
Theorems based on OR logic Example
1. A + 0 = A 1 + 0 = 1
0 + 0 = 0
2. A + 1 = 1 1 + 1 = 1
0 + 1 = 1
3. AA = A 1 + 1 = 1
0 + 0 = 0
4. A + ഥ𝑨 = 1 1 + 0 = 1
0 + 1 = 1
5. A+B = B+A [Commutative Law]
6. A+B+C = (A+B)+C = A+(B+C) [Associative Law]
3.1.3 BOOLEAN THEOREMS
Distributed Law
1. A.(B+C) = A.B + A.C
2. A+(B.C) = (A+B).(A+C)
Redundancy Law
1. A + (A.B) = A
2. A.(A + B) = A
3.1.3 BOOLEAN THEOREMS
Example: Simplify Y = A . (B + C) . ഥ𝑨 . B . D
Given,
Y = A . (B + C) . ഥ𝑨 . B . D
= A . ഥ𝑨 . (B + C) . B . D
= 0 [As A . ഥ𝑨 = 0] (answer)
Your Work:
Simplify it, Y = (A + B) . (A + B) + C
DE MORGAN’S THEOREMS
3.1.4 De Morgan’s Theorems
3.1.4 DE MORGAN’S THEOREMS
French Mathematics De Morgan formulated two theorems in 1953 and the known as
De Morgan’s theorems. For two variables, De Morgan’s theorem can be written as
𝑨 + 𝑩 = ഥ𝑨 . ഥ𝑩
𝑨. 𝑩 = ഥ𝑨 + ഥ𝑩
For three variables, it can be written as
𝑨 + 𝑩 + 𝑪 = ഥ𝑨 . ഥ𝑩 . ഥ𝑪
𝑨. 𝑩. 𝑪 = ഥ𝑨 + ഥ𝑩 + ഥ𝑪
3.1.4 DE MORGAN’S THEOREMS
A B 𝑨 + 𝑩 ഥ𝑨 . ഥ𝑩 Remark 𝑨. 𝑩 ഥ𝑨 + ഥ𝑩 Remark
0 0 1 1 1 1
0 1 0 0 1 1
1 0 0 0 1 1
1 1 0 0 0 0
De Morgan’s
theorem
𝑨 + 𝑩 = ഥ𝑨 . ഥ𝑩
Is verified
De Morgan’s
theorem
𝑨. 𝑩 = ഥ𝑨 + ഥ𝑩
Is verified
The proof of the De Morgan’s theorems for two variables using
truth table is as follows
UNIVERSALITY OF NAND & NOR GATES
3.1.5 Universality Of NAND & NOR Gates
3.1.5 UNIVERSALITY OF NAND & NOR GATES
Any logic can be realized by OR, AND and NOT gates. But it is possible to realize
any logic circuit by using only NAND or NOR gates.
Realization of primary logic gates by using NAND gates only
NOT gate AND gate OR gate
3.1.5 UNIVERSALITY OF NAND & NOR GATES
Any logic can be realized by OR, AND and NOT gates. But it is possible to realize
any logic circuit by using only NAND or NOR gates.
Realization of primary logic gates by using NOR gates only
NOT gate AND gate
SOME QUESTIONS
3.1.7 SOME QUESTIONS (PRACTICE)
1. An OR function is denoted by_________.
a) X
b) .
c) /
d) +
2. The primary gates are_______.
a) OR, AND, NAND
b) NOR, NOT, AND
c) OR, AND, NOT
d) NOR, NAND, EX-OR
3. The pulses of electricity represents_________ signal.
a) Voltage
b) Analog
c) Current
d) Digital
✓
✓
✓
THANK YOU

Weitere ähnliche Inhalte

Was ist angesagt?

Chapter 2 Boolean Algebra (part 2)
Chapter 2 Boolean Algebra (part 2)Chapter 2 Boolean Algebra (part 2)
Chapter 2 Boolean Algebra (part 2)Frankie Jones
 
Logic Gates O level Past Papers questions
Logic Gates O level Past Papers questionsLogic Gates O level Past Papers questions
Logic Gates O level Past Papers questionscvcvvc
 
Name dld preparation
Name dld preparationName dld preparation
Name dld preparationPadam Rai
 
Chapter 02 Logic Functions and Gates
Chapter 02 Logic Functions and GatesChapter 02 Logic Functions and Gates
Chapter 02 Logic Functions and GatesSSE_AndyLi
 
Digital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 unitsDigital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 unitsLekashri Subramanian
 
Number system logic gates
Number system logic gatesNumber system logic gates
Number system logic gatesJaipal Dhobale
 
EASA Part 66 Module 5.5 : Logic Circuit
EASA Part 66 Module 5.5 : Logic CircuitEASA Part 66 Module 5.5 : Logic Circuit
EASA Part 66 Module 5.5 : Logic Circuitsoulstalker
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplificationUnsa Shakir
 
FYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic Gates
FYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic GatesFYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic Gates
FYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic GatesArti Parab Academics
 
2 port network
2 port network2 port network
2 port networkmihir jain
 
digital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gatesdigital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gatesImran Waris
 

Was ist angesagt? (20)

Chapter 2 Boolean Algebra (part 2)
Chapter 2 Boolean Algebra (part 2)Chapter 2 Boolean Algebra (part 2)
Chapter 2 Boolean Algebra (part 2)
 
Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
 
Logic Gates O level Past Papers questions
Logic Gates O level Past Papers questionsLogic Gates O level Past Papers questions
Logic Gates O level Past Papers questions
 
Name dld preparation
Name dld preparationName dld preparation
Name dld preparation
 
Chapter 02 Logic Functions and Gates
Chapter 02 Logic Functions and GatesChapter 02 Logic Functions and Gates
Chapter 02 Logic Functions and Gates
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Digital logic
Digital logicDigital logic
Digital logic
 
Digital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 unitsDigital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 units
 
Number system logic gates
Number system logic gatesNumber system logic gates
Number system logic gates
 
EASA Part 66 Module 5.5 : Logic Circuit
EASA Part 66 Module 5.5 : Logic CircuitEASA Part 66 Module 5.5 : Logic Circuit
EASA Part 66 Module 5.5 : Logic Circuit
 
Dpsd lecture-notes
Dpsd lecture-notesDpsd lecture-notes
Dpsd lecture-notes
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
 
Lec 2 digital basics
Lec 2 digital basicsLec 2 digital basics
Lec 2 digital basics
 
Ch1 2
Ch1 2Ch1 2
Ch1 2
 
FYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic Gates
FYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic GatesFYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic Gates
FYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic Gates
 
Digital logic
Digital logicDigital logic
Digital logic
 
2 port network
2 port network2 port network
2 port network
 
Logic circuit2017
Logic circuit2017Logic circuit2017
Logic circuit2017
 
EE8351 DLC
EE8351 DLCEE8351 DLC
EE8351 DLC
 
digital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gatesdigital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gates
 

Ähnlich wie Presentation on Logic Fundamental by Anupam

BOOLEAN ALGEBRA & LOGIC GATES.ppt
BOOLEAN ALGEBRA & LOGIC GATES.pptBOOLEAN ALGEBRA & LOGIC GATES.ppt
BOOLEAN ALGEBRA & LOGIC GATES.pptdhanamalathieee
 
Chapter 2 Boolean Algebra.pptx
Chapter 2 Boolean Algebra.pptxChapter 2 Boolean Algebra.pptx
Chapter 2 Boolean Algebra.pptxHazardRhenz1
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxRithinA1
 
Digital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptxDigital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptxProfVilasShamraoPati
 
ICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptxICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptxChristianVelchez2
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdfDamotTesfaye
 
Logic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers andLogic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers andMuruganandhanD
 
Computer circuit logic
Computer circuit logicComputer circuit logic
Computer circuit logicYoungik Song
 
BooleanAlgebra.pptx
BooleanAlgebra.pptxBooleanAlgebra.pptx
BooleanAlgebra.pptxRKJain41
 
Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxWilliamJosephat1
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Satya P. Joshi
 

Ähnlich wie Presentation on Logic Fundamental by Anupam (20)

BOOLEAN ALGEBRA & LOGIC GATES.ppt
BOOLEAN ALGEBRA & LOGIC GATES.pptBOOLEAN ALGEBRA & LOGIC GATES.ppt
BOOLEAN ALGEBRA & LOGIC GATES.ppt
 
Chapter 2 Boolean Algebra.pptx
Chapter 2 Boolean Algebra.pptxChapter 2 Boolean Algebra.pptx
Chapter 2 Boolean Algebra.pptx
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptx
 
Digital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptxDigital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptx
 
ICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptxICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptx
 
Boolean Algebra.pptx
 Boolean Algebra.pptx Boolean Algebra.pptx
Boolean Algebra.pptx
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf
 
class xi pptx-1.pptx
class xi pptx-1.pptxclass xi pptx-1.pptx
class xi pptx-1.pptx
 
Logic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers andLogic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers and
 
Logic gates (1)
Logic gates (1)Logic gates (1)
Logic gates (1)
 
Chapter 5 boolean algebra
Chapter 5 boolean algebraChapter 5 boolean algebra
Chapter 5 boolean algebra
 
9. logic gates._rr
9. logic gates._rr9. logic gates._rr
9. logic gates._rr
 
Computer circuit logic
Computer circuit logicComputer circuit logic
Computer circuit logic
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
 
BooleanAlgebra.pptx
BooleanAlgebra.pptxBooleanAlgebra.pptx
BooleanAlgebra.pptx
 
Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptx
 
Logic Gates (1).ppt
Logic Gates (1).pptLogic Gates (1).ppt
Logic Gates (1).ppt
 
Logic gates i & ii
Logic gates i & iiLogic gates i & ii
Logic gates i & ii
 
logic gates
logic gates logic gates
logic gates
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 

Kürzlich hochgeladen

An introduction to Semiconductor and its types.pptx
An introduction to Semiconductor and its types.pptxAn introduction to Semiconductor and its types.pptx
An introduction to Semiconductor and its types.pptxPurva Nikam
 
Churning of Butter, Factors affecting .
Churning of Butter, Factors affecting  .Churning of Butter, Factors affecting  .
Churning of Butter, Factors affecting .Satyam Kumar
 
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHC Sai Kiran
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)Dr SOUNDIRARAJ N
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionDr.Costas Sachpazis
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxJoão Esperancinha
 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024hassan khalil
 
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxWhat are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxwendy cai
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfROCENODodongVILLACER
 
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdfCCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdfAsst.prof M.Gokilavani
 
Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...121011101441
 
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptxHeart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptxPoojaBan
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile servicerehmti665
 
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxBiology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxDeepakSakkari2
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort servicejennyeacort
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleAlluxio, Inc.
 

Kürzlich hochgeladen (20)

An introduction to Semiconductor and its types.pptx
An introduction to Semiconductor and its types.pptxAn introduction to Semiconductor and its types.pptx
An introduction to Semiconductor and its types.pptx
 
Churning of Butter, Factors affecting .
Churning of Butter, Factors affecting  .Churning of Butter, Factors affecting  .
Churning of Butter, Factors affecting .
 
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECH
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
 
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdfDesign and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
 
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Serviceyoung call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
 
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Serviceyoung call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
 
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
 
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxWhat are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
 
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdfCCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
 
Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...
 
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptxHeart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptx
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
 
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxBiology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptx
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
 

Presentation on Logic Fundamental by Anupam

  • 1. Course Name: COMPUTER FUNDAMENTAL Lesson 3.1 LOGIC FUNDAMENTALS Presented by MIR ANUPAM HOSSAIN AKIB Department of Software Engineering ID: 191-35-2640, 28th Batch
  • 2. 3.1.1 INTRODUCTION Data and control instructions move inside a computer by means of pulse of electricity Pulses of electricity are called digital signals. George Boole introduced the concept of binary system in 1854 A logic gate is a circuit which uses digital signals as its inputs and outputs. HIGH and LOW levels of a pulse can also be represented by binary 1 or 0 respectively
  • 3. 3.1.2 LOGIC GATES # Primary Logic Gates: ❖ OR ❖ AND ❖ NOT # Secondary Logic Gates: ▪ NAND ▪ NOR ▪ EXOR ▪ EXNOR
  • 5. 3.1.2 LOGIC GATES (Primary) OR Gate: • OR operation is denoted by (+) A B Y = A+B 0 0 0 0 1 1 1 0 1 1 1 1 • A HIGH (1) output results if one or all the inputs of the gate are HIGH (1). • If neither input is HIGH, a LOW output results. Truth Table of OR Gate
  • 6. 3.1.2 LOGIC GATES (Primary) AND Gate: • AND operation is denoted by multiple (*) A B Y = A.B 0 0 0 0 1 0 1 0 0 1 1 1 • A HIGH (1) output results if all the inputs of the gate are HIGH (1). • If one input is LOW (0) then a LOW output results. Truth Table of AND Gate A B Y=A.B
  • 7. 3.1.2 LOGIC GATES (Primary) NOT Gate: • The NOT gate produces an inverted version of the input at its output • It is also known as an inverter. • If the input variable is A, the inverted output is called NOT A Truth Table of NOT Gate A Y = ഥ𝑨 0 1 1 0
  • 9. 3.1.2 LOGIC GATES (Secondary) NAND Gate: Truth Table of NAND Gate NOT + AND = NAND ☺ Y = 𝑨𝑩 A B Y = 𝑨𝑩 0 0 1 0 1 1 1 0 1 1 1 0 ▪ This is equivalent to an AND gate followed by a NOT gate. ▪ The output of a NAND gate is high if any one of the inputs is low or all the inputs are low ▪ The symbol is an AND gate with a small circle on the output. The small circle represents invertion.
  • 10. 3.1.2 LOGIC GATES (Secondary) NOR Gate: Truth Table of NOR Gate NOT + OR = NOR ☺ Y = 𝑨 + 𝑩 A B Y = 𝑨 + 𝑩 0 0 1 0 1 0 1 0 0 1 1 0 ▪ This is equivalent to an OR gate followed by a NOT gate. ▪ The output of a NOR gate is LOW if any one of the inputs is HIGH or all the inputs are HIGH ▪ The symbol is an OR gate with a small circle on the output. The small circle represents invertion.
  • 11. 3.1.2 LOGIC GATES (Secondary) EXOR (Exclusive-OR) Gate: Truth Table of EXOR Gate A B Y = A ⊕ B 0 0 0 0 1 1 1 0 1 1 1 0 ❖ The ‘Exclusive-OR’ gate is a circuit which will give a high output if either, but not both, of its two inputs are high. ❖ An encircled plus sign is used to show the EXOR operation. A B Y = A ⊕ B
  • 12. 3.1.2 LOGIC GATES (Secondary) EXNOR (Exclusive-NOR) Gate: Truth Table of EXNOR Gate A B Y = A ⊕ B 0 0 1 0 1 0 1 0 0 1 1 1 ❖ The ‘Exclusive-NOR’ gate circuit does the opposite to the EXOR gate ❖ It will give a low output if either, but not both, of its two inputs are high. ❖ The symbol is an EXOR gate with a small circle on the output. A B Y = A ⊕ B
  • 14. 3.1.3 BOOLEAN THEOREMS Logic circuits can be simplified by Boolean algebra and simplification of logic functions and logic circuits is an important application of Boolean algebra. Important Boolean Theorems are given in the table. Theorems based on AND logic Example 1. A.0 = 0 1.0 = 0 0.0 = 0 2. A.1 = A 1.1 = 1 0.1 = 0 3. A.A = A 1.1 = 1 0.0 = 0 4. A. ഥ𝑨 = 0 1.0 = 0 0.1 = 0 5. A.B = B.A [Commutative Law] 6. A.B.C = (A.B).C = A.(B.C) [Associative Law]
  • 15. 3.1.3 BOOLEAN THEOREMS Theorems based on OR logic Example 1. A + 0 = A 1 + 0 = 1 0 + 0 = 0 2. A + 1 = 1 1 + 1 = 1 0 + 1 = 1 3. AA = A 1 + 1 = 1 0 + 0 = 0 4. A + ഥ𝑨 = 1 1 + 0 = 1 0 + 1 = 1 5. A+B = B+A [Commutative Law] 6. A+B+C = (A+B)+C = A+(B+C) [Associative Law]
  • 16. 3.1.3 BOOLEAN THEOREMS Distributed Law 1. A.(B+C) = A.B + A.C 2. A+(B.C) = (A+B).(A+C) Redundancy Law 1. A + (A.B) = A 2. A.(A + B) = A
  • 17. 3.1.3 BOOLEAN THEOREMS Example: Simplify Y = A . (B + C) . ഥ𝑨 . B . D Given, Y = A . (B + C) . ഥ𝑨 . B . D = A . ഥ𝑨 . (B + C) . B . D = 0 [As A . ഥ𝑨 = 0] (answer) Your Work: Simplify it, Y = (A + B) . (A + B) + C
  • 18. DE MORGAN’S THEOREMS 3.1.4 De Morgan’s Theorems
  • 19. 3.1.4 DE MORGAN’S THEOREMS French Mathematics De Morgan formulated two theorems in 1953 and the known as De Morgan’s theorems. For two variables, De Morgan’s theorem can be written as 𝑨 + 𝑩 = ഥ𝑨 . ഥ𝑩 𝑨. 𝑩 = ഥ𝑨 + ഥ𝑩 For three variables, it can be written as 𝑨 + 𝑩 + 𝑪 = ഥ𝑨 . ഥ𝑩 . ഥ𝑪 𝑨. 𝑩. 𝑪 = ഥ𝑨 + ഥ𝑩 + ഥ𝑪
  • 20. 3.1.4 DE MORGAN’S THEOREMS A B 𝑨 + 𝑩 ഥ𝑨 . ഥ𝑩 Remark 𝑨. 𝑩 ഥ𝑨 + ഥ𝑩 Remark 0 0 1 1 1 1 0 1 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 0 De Morgan’s theorem 𝑨 + 𝑩 = ഥ𝑨 . ഥ𝑩 Is verified De Morgan’s theorem 𝑨. 𝑩 = ഥ𝑨 + ഥ𝑩 Is verified The proof of the De Morgan’s theorems for two variables using truth table is as follows
  • 21. UNIVERSALITY OF NAND & NOR GATES 3.1.5 Universality Of NAND & NOR Gates
  • 22. 3.1.5 UNIVERSALITY OF NAND & NOR GATES Any logic can be realized by OR, AND and NOT gates. But it is possible to realize any logic circuit by using only NAND or NOR gates. Realization of primary logic gates by using NAND gates only NOT gate AND gate OR gate
  • 23. 3.1.5 UNIVERSALITY OF NAND & NOR GATES Any logic can be realized by OR, AND and NOT gates. But it is possible to realize any logic circuit by using only NAND or NOR gates. Realization of primary logic gates by using NOR gates only NOT gate AND gate
  • 25. 3.1.7 SOME QUESTIONS (PRACTICE) 1. An OR function is denoted by_________. a) X b) . c) / d) + 2. The primary gates are_______. a) OR, AND, NAND b) NOR, NOT, AND c) OR, AND, NOT d) NOR, NAND, EX-OR 3. The pulses of electricity represents_________ signal. a) Voltage b) Analog c) Current d) Digital ✓ ✓ ✓