SlideShare ist ein Scribd-Unternehmen logo
1 von 64
Downloaden Sie, um offline zu lesen
Input Devices/Power
Jeffrey James Valerio
performance per watt
In computing, performance per watt is a measure of
the energy efficiency of a particular computer
architecture or computer hardware. Literally, it
measures the rate of computation that can be
delivered by a computer for every watt of power
consumed.
System designers building parallel computers, such as
Google's hardware, pick CPUs based on their
performance per watt of power, because the cost of
powering the CPU outweighs the cost of the CPU itself.
FLOPS (Floating Point Operations
Per Second) per watt
FLOPS (Floating Point Operations Per Second) per
watt is a common measure. Like the FLOPS it is based
on, the metric is usually applied to scientific computing
and simulations involving many floating point
calculations.
Instructions per second (IPS) is a
measure of a computer's
processor speed.
The term is commonly used in association with a numeric value such as
thousand instructions per second (kIPS), million instructions per second
(MIPS), Giga instructions per second (GIPS), or million operations per second
(MOPS).
average CPU power (ACP),
The average CPU power (ACP), is a
scheme to characterize power
consumption of new central processing
units under "average" daily usage,
especially server processors, the rating
scheme is defined by Advanced Micro
Devices (AMD) for use in its line of
processors based on the K10
microarchitecture (Opteron 8300 and
2300 series processors)
thermal design power (TDP),
The thermal design power (TDP),
sometimes called thermal design point, is
the maximum amount of heat generated
by the CPU that the cooling system in a
computer is required to dissipate in typical
operation. Rather than specifying CPU's
real power dissipation, TDP serves as the
nominal value for designing CPU cooling
systems.
CPU power dissipation
Central processing unit power dissipation
or CPU power dissipation is the process in
which central processing units (CPUs)
consume electrical energy, and dissipate
this energy both by the action of the
switching devices contained in the CPU
(such as transistors or vacuum tubes) and
by the energy lost in the form of heat due
to the impedance of the electronic circuits.
CPU power dissipation
There are several factors contributing to the CPU power consumption; they
include dynamic power consumption, short-circuit power consumption, and
power loss due to transistor leakage currents:
Pcpu = Pdyn + Psc + Pleak
The dynamic power consumption originates from logic-gate activities in the
CPU. When logic gates toggle, energy is flowing as capacities inside the
logic gates are charged and discharged. The dynamic power consumed by
a CPU is approximately proportional to the CPU frequency, and to the
square of the CPU voltage:
P = CV2f
where C is capacitance, f is frequency, and V is voltage.
40 Watt ACP = 60 Watt TDP
55 Watt ACP = 79 Watt TDP
75 Watt ACP = 115 Watt TDP
105 Watt ACP = 137 Watt TDP
Why haven't CPU clock
speeds increased in the
last 5 years?
Higher performance=better
Narrow pipelining
is easy to speed up
Narrow pipelining
is single threaded with only
serial codes.
"Moore's law" is the
observation that, over the
history of computing hardware,
the number of transistors in a
dense integrated circuit
doubles approximately every
two years.
Power Wall
Power Wall
Problems:
Heat (too much of it and too
hard to dissipate), power
consumption (too high), and
current leakage problems.
Power dissipation in CMOS technology
The first part (addend) of the equation accounts for
the dynamic power consumption on the chip (i.e. the
power consumption caused by charging and
discharging capacitive loads when transistors are
switched) that represents the useful work performed
by the chip. A is the activity factor meaning the
proportion of switching transistors in each cycle (since
not all transistors have to switch every clock cycle); C is
the capacitive load of the transistor; V is the voltage;
and f is the frequency.
The first part (addend) of the equation accounts for
the dynamic power consumption on the chip (i.e. the
power consumption caused by charging and
discharging capacitive loads when transistors are
switched) that represents the useful work performed
by the chip. A is the activity factor meaning the
proportion of switching transistors in each cycle (since
not all transistors have to switch every clock cycle); C is
the capacitive load of the transistor; V is the voltage;
and f is the frequency.
If we observe the first term of the equation we can see
why power has being increasing only linearly while
frequency has been doing it logarithmically. The
reason is the quadratic dependence on the voltage.
Engineers have been able to continuously reduce this voltage
from 5V down to below 1V, which has helped them to control
dissipated power without losing performance. Unfortunately,
many factors are interdependent and engineers have to make
trade-offs constantly. For example, imagine we want to
decrease dynamic power consumption on a chip (consider only
first term of the equation) by reducing the supply voltage
initially fixed at 2V. If we are able to reduce it to 1.7V, it is only a
15% decrease in voltage but we get a significant 28% decrease
in power. However, reducing supply voltage has a side-effect
on the maximum frequency for the circuit and on the threshold
voltage of transistors (the voltage at which a transistor switches
on):
Transistor Scaling
22 nm
Transistor Scaling
The problem is that while
transistors are getting smaller,
they're NOT getting faster.
The problem is that while
transistors are getting smaller,
they're NOT getting faster.
Switching speed of transistors
depend on the strength of the
electric field.
Strength of the electric field
depends on the thickness of
the gate.
As transistors shrink, the area of
the gate decreases.
In the past, this means meant
that the gate of a transistor
could also be made thinner.
"The thinner the separation
between two conductive plates,
the stronger the electric field is
between them."
As the switching could be faster
transistors could be made
thinner without adding load
capacitance.
However, as of 45nm, the gate
dielectric is now approximately
0.9nm thick
However, as of 45nm, the gate
dielectric is now approximately
0.9nm thick--about the size of a single silicon-
dioxide molecule.
It is simply impossible to make
this thinner.
Chip Scaling
As transistors get smaller, the
wires connecting them get thinner.
Thinner wires mean higher
resistance and lower current.
Solution?
Low Power Approaches
1. Clock Gating
Clock-gating inserts a clock-
enable before each state
element (register, latch, etc.)
such that the element is not
clocked if new data is not going
to be written.
Clock-gating inserts a clock-
enable
This saves a significant amount
of charge/discharge that would
be wasted writing the same bit
back to the cell.
2. Power Gating.
This involves putting large, fat
transistors at the voltage source
for various sections of the chip
and powering those sections
off when not used.
T
How much does my laptop
consume?
Intel Core 2 Duo 2.0 GHz processor
2 GB RAM
32 GB solid state hard drive
13.3" 1280x800 LED backlit display
NVIDIA GeForce Go 8400M GS video
Windows Vista Ultimate
LCD brightness 7 (max) 20w
LCD brightness 6 19w
LCD brightness 5 18w
LCD brightness 0-4 17w
HDD idle 20w
HDD defragmenting 23w
CPU idle 20w
CPU running one prime95 torture test 50w
CPU running two prime95 torture tests 63w
GPU idle 20w
GPU running rthdribl 55w
GPU running ATITool 3D warmup 40w
DVD idle 20w
DVD spinning with disc inserted 25w
DVD copying 33w
CPU fan off 20w
CPU fan low 21w
CPU fan med/high 22w
CPU fan off 20w
CPU fan low 21w
CPU fan med/high 22w
Tips
1.Don't do anything with 3D graphics (gaming, etc)
2.Avoid using DVDs
3.Turn down the screen brightness 1 or 2 notches
4.Avoid CPU intensive web pages or programs
Intel Core 2 Duo 2.0 GHz processor
2 GB RAM
32 GB solid state hard drive
13.3" 1280x800 LED backlit display
NVIDIA GeForce Go 8400M GS video
Windows Vista Ultimate
Input devices power
Input devices power

Weitere ähnliche Inhalte

Was ist angesagt?

Improved Power Gating Technique for Leakage Power Reduction
Improved Power Gating Technique for Leakage Power ReductionImproved Power Gating Technique for Leakage Power Reduction
Improved Power Gating Technique for Leakage Power Reductioninventy
 
Advanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignAdvanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignDr. Shivananda Koteshwar
 
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITPOWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITAnil Yadav
 
Embedded Systems Power Management
Embedded Systems Power ManagementEmbedded Systems Power Management
Embedded Systems Power ManagementPatrick Bellasi
 
Low power vlsi design ppt
Low power vlsi design pptLow power vlsi design ppt
Low power vlsi design pptAnil Yadav
 
Low Power System on chip based design methodology
Low Power System on chip based design methodologyLow Power System on chip based design methodology
Low Power System on chip based design methodologyAakash Patel
 
Power Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise ReductionPower Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise ReductionIJERA Editor
 
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...IJSRD
 
LOW POWER DESIGN VLSI
LOW POWER DESIGN VLSILOW POWER DESIGN VLSI
LOW POWER DESIGN VLSIDuronto riyad
 
Clock gating
Clock gatingClock gating
Clock gatingMahi
 
Power consumption
Power consumptionPower consumption
Power consumptionsdpable
 
A Hybrid Approach to Standard Cell Power Characterization based on PVT Indepe...
A Hybrid Approach to Standard Cell Power Characterization based on PVT Indepe...A Hybrid Approach to Standard Cell Power Characterization based on PVT Indepe...
A Hybrid Approach to Standard Cell Power Characterization based on PVT Indepe...Arun Joseph
 
Adiabatic logic or clock powered logic
Adiabatic logic or clock powered logicAdiabatic logic or clock powered logic
Adiabatic logic or clock powered logicTuhinansu Pradhan
 
Low Power Design Approach in VLSI
Low Power Design Approach in VLSILow Power Design Approach in VLSI
Low Power Design Approach in VLSISilicon Mentor
 
Low Power Adiabatic Logic Design
Low Power Adiabatic Logic DesignLow Power Adiabatic Logic Design
Low Power Adiabatic Logic DesignIOSRJECE
 
Solar Based Stand Alone High Performance Interleaved Boost Converter with Zvs...
Solar Based Stand Alone High Performance Interleaved Boost Converter with Zvs...Solar Based Stand Alone High Performance Interleaved Boost Converter with Zvs...
Solar Based Stand Alone High Performance Interleaved Boost Converter with Zvs...IOSR Journals
 
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_finalLow Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_finalJITENDER -
 

Was ist angesagt? (20)

Improved Power Gating Technique for Leakage Power Reduction
Improved Power Gating Technique for Leakage Power ReductionImproved Power Gating Technique for Leakage Power Reduction
Improved Power Gating Technique for Leakage Power Reduction
 
Advanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip DesignAdvanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip Design
 
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITPOWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
 
Embedded Systems Power Management
Embedded Systems Power ManagementEmbedded Systems Power Management
Embedded Systems Power Management
 
Low power vlsi design ppt
Low power vlsi design pptLow power vlsi design ppt
Low power vlsi design ppt
 
Low Power System on chip based design methodology
Low Power System on chip based design methodologyLow Power System on chip based design methodology
Low Power System on chip based design methodology
 
Power Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise ReductionPower Gating Based Ground Bounce Noise Reduction
Power Gating Based Ground Bounce Noise Reduction
 
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Pow...
 
LOW POWER DESIGN VLSI
LOW POWER DESIGN VLSILOW POWER DESIGN VLSI
LOW POWER DESIGN VLSI
 
M01052109115
M01052109115M01052109115
M01052109115
 
Clock gating
Clock gatingClock gating
Clock gating
 
Power consumption
Power consumptionPower consumption
Power consumption
 
Low Power VLSI Designs
Low Power VLSI DesignsLow Power VLSI Designs
Low Power VLSI Designs
 
Dn24733737
Dn24733737Dn24733737
Dn24733737
 
A Hybrid Approach to Standard Cell Power Characterization based on PVT Indepe...
A Hybrid Approach to Standard Cell Power Characterization based on PVT Indepe...A Hybrid Approach to Standard Cell Power Characterization based on PVT Indepe...
A Hybrid Approach to Standard Cell Power Characterization based on PVT Indepe...
 
Adiabatic logic or clock powered logic
Adiabatic logic or clock powered logicAdiabatic logic or clock powered logic
Adiabatic logic or clock powered logic
 
Low Power Design Approach in VLSI
Low Power Design Approach in VLSILow Power Design Approach in VLSI
Low Power Design Approach in VLSI
 
Low Power Adiabatic Logic Design
Low Power Adiabatic Logic DesignLow Power Adiabatic Logic Design
Low Power Adiabatic Logic Design
 
Solar Based Stand Alone High Performance Interleaved Boost Converter with Zvs...
Solar Based Stand Alone High Performance Interleaved Boost Converter with Zvs...Solar Based Stand Alone High Performance Interleaved Boost Converter with Zvs...
Solar Based Stand Alone High Performance Interleaved Boost Converter with Zvs...
 
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_finalLow Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_final
 

Ähnlich wie Input devices power

LowPower-VLSI-Unit1.pdf
LowPower-VLSI-Unit1.pdfLowPower-VLSI-Unit1.pdf
LowPower-VLSI-Unit1.pdfssuser284b751
 
Automatic temperature base fan controlle
Automatic temperature base fan  controlleAutomatic temperature base fan  controlle
Automatic temperature base fan controlleDharmaraj Morle
 
project report on plc based load sharing
project report on plc based load sharingproject report on plc based load sharing
project report on plc based load sharingVivek Arun
 
International Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentInternational Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentIJERD Editor
 
Comprimiendo el consumo en la electrónica digital
Comprimiendo el consumo en la electrónica digital Comprimiendo el consumo en la electrónica digital
Comprimiendo el consumo en la electrónica digital Marketing Donalba
 
Harmonic current reduction by using the super lift boost converter for two st...
Harmonic current reduction by using the super lift boost converter for two st...Harmonic current reduction by using the super lift boost converter for two st...
Harmonic current reduction by using the super lift boost converter for two st...IJSRED
 
Automatic power factor correction
Automatic power factor correction Automatic power factor correction
Automatic power factor correction VIKAS KUMAR MANJHI
 
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...IJERA Editor
 
Analysis and design_of_a_low-voltage_low-power[1]
Analysis and design_of_a_low-voltage_low-power[1]Analysis and design_of_a_low-voltage_low-power[1]
Analysis and design_of_a_low-voltage_low-power[1]Srinivas Naidu
 
IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...
IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...
IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...IRJET Journal
 
Volume 2-issue-6-1979-1982
Volume 2-issue-6-1979-1982Volume 2-issue-6-1979-1982
Volume 2-issue-6-1979-1982Editor IJARCET
 
Volume 2-issue-6-1979-1982
Volume 2-issue-6-1979-1982Volume 2-issue-6-1979-1982
Volume 2-issue-6-1979-1982Editor IJARCET
 
Design and simulation of Arduino Nano controlled DC-DC converters for low and...
Design and simulation of Arduino Nano controlled DC-DC converters for low and...Design and simulation of Arduino Nano controlled DC-DC converters for low and...
Design and simulation of Arduino Nano controlled DC-DC converters for low and...IJECEIAES
 
On the Impact of Timer Resolution in the Efficiency Optimization of Synchrono...
On the Impact of Timer Resolution in the Efficiency Optimization of Synchrono...On the Impact of Timer Resolution in the Efficiency Optimization of Synchrono...
On the Impact of Timer Resolution in the Efficiency Optimization of Synchrono...IJPEDS-IAES
 
APFC project presentation
APFC project presentationAPFC project presentation
APFC project presentationkartickmp613
 
power grid synchronization failure detection
power grid synchronization failure detectionpower grid synchronization failure detection
power grid synchronization failure detectionJay Hind
 
ENERGY-EFFICIENT LOW DROPOUT REGULATOR WITH SWITCHING MECHANISM AND COURSE RE...
ENERGY-EFFICIENT LOW DROPOUT REGULATOR WITH SWITCHING MECHANISM AND COURSE RE...ENERGY-EFFICIENT LOW DROPOUT REGULATOR WITH SWITCHING MECHANISM AND COURSE RE...
ENERGY-EFFICIENT LOW DROPOUT REGULATOR WITH SWITCHING MECHANISM AND COURSE RE...ijesajournal
 

Ähnlich wie Input devices power (20)

Computer hardware
Computer hardwareComputer hardware
Computer hardware
 
LowPower-VLSI-Unit1.pdf
LowPower-VLSI-Unit1.pdfLowPower-VLSI-Unit1.pdf
LowPower-VLSI-Unit1.pdf
 
Automatic temperature base fan controlle
Automatic temperature base fan  controlleAutomatic temperature base fan  controlle
Automatic temperature base fan controlle
 
project report on plc based load sharing
project report on plc based load sharingproject report on plc based load sharing
project report on plc based load sharing
 
International Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentInternational Journal of Engineering Research and Development
International Journal of Engineering Research and Development
 
Comprimiendo el consumo en la electrónica digital
Comprimiendo el consumo en la electrónica digital Comprimiendo el consumo en la electrónica digital
Comprimiendo el consumo en la electrónica digital
 
Buck converter design
Buck converter designBuck converter design
Buck converter design
 
Harmonic current reduction by using the super lift boost converter for two st...
Harmonic current reduction by using the super lift boost converter for two st...Harmonic current reduction by using the super lift boost converter for two st...
Harmonic current reduction by using the super lift boost converter for two st...
 
Automatic power factor correction
Automatic power factor correction Automatic power factor correction
Automatic power factor correction
 
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...
 
Analysis and design_of_a_low-voltage_low-power[1]
Analysis and design_of_a_low-voltage_low-power[1]Analysis and design_of_a_low-voltage_low-power[1]
Analysis and design_of_a_low-voltage_low-power[1]
 
IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...
IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...
IRJET- Proposing a RTD-Based Block for On-Chip GPU Caches to Reduce Static Po...
 
Volume 2-issue-6-1979-1982
Volume 2-issue-6-1979-1982Volume 2-issue-6-1979-1982
Volume 2-issue-6-1979-1982
 
Volume 2-issue-6-1979-1982
Volume 2-issue-6-1979-1982Volume 2-issue-6-1979-1982
Volume 2-issue-6-1979-1982
 
Design and simulation of Arduino Nano controlled DC-DC converters for low and...
Design and simulation of Arduino Nano controlled DC-DC converters for low and...Design and simulation of Arduino Nano controlled DC-DC converters for low and...
Design and simulation of Arduino Nano controlled DC-DC converters for low and...
 
On the Impact of Timer Resolution in the Efficiency Optimization of Synchrono...
On the Impact of Timer Resolution in the Efficiency Optimization of Synchrono...On the Impact of Timer Resolution in the Efficiency Optimization of Synchrono...
On the Impact of Timer Resolution in the Efficiency Optimization of Synchrono...
 
APFC project presentation
APFC project presentationAPFC project presentation
APFC project presentation
 
power grid synchronization failure detection
power grid synchronization failure detectionpower grid synchronization failure detection
power grid synchronization failure detection
 
ENERGY-EFFICIENT LOW DROPOUT REGULATOR WITH SWITCHING MECHANISM AND COURSE RE...
ENERGY-EFFICIENT LOW DROPOUT REGULATOR WITH SWITCHING MECHANISM AND COURSE RE...ENERGY-EFFICIENT LOW DROPOUT REGULATOR WITH SWITCHING MECHANISM AND COURSE RE...
ENERGY-EFFICIENT LOW DROPOUT REGULATOR WITH SWITCHING MECHANISM AND COURSE RE...
 
Divya
DivyaDivya
Divya
 

Kürzlich hochgeladen

VIP Call Girls Dharwad 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Dharwad 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Dharwad 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Dharwad 7001035870 Whatsapp Number, 24/07 Bookingdharasingh5698
 
Deira Dubai Escorts +0561951007 Escort Service in Dubai by Dubai Escort Girls
Deira Dubai Escorts +0561951007 Escort Service in Dubai by Dubai Escort GirlsDeira Dubai Escorts +0561951007 Escort Service in Dubai by Dubai Escort Girls
Deira Dubai Escorts +0561951007 Escort Service in Dubai by Dubai Escort GirlsEscorts Call Girls
 
Call Girls Chickpet ☎ 7737669865☎ Book Your One night Stand (Bangalore)
Call Girls Chickpet ☎ 7737669865☎ Book Your One night Stand (Bangalore)Call Girls Chickpet ☎ 7737669865☎ Book Your One night Stand (Bangalore)
Call Girls Chickpet ☎ 7737669865☎ Book Your One night Stand (Bangalore)amitlee9823
 
怎样办理圣芭芭拉分校毕业证(UCSB毕业证书)成绩单留信认证
怎样办理圣芭芭拉分校毕业证(UCSB毕业证书)成绩单留信认证怎样办理圣芭芭拉分校毕业证(UCSB毕业证书)成绩单留信认证
怎样办理圣芭芭拉分校毕业证(UCSB毕业证书)成绩单留信认证ehyxf
 
怎样办理维多利亚大学毕业证(UVic毕业证书)成绩单留信认证
怎样办理维多利亚大学毕业证(UVic毕业证书)成绩单留信认证怎样办理维多利亚大学毕业证(UVic毕业证书)成绩单留信认证
怎样办理维多利亚大学毕业证(UVic毕业证书)成绩单留信认证tufbav
 
Call Girls Pimple Saudagar Call Me 7737669865 Budget Friendly No Advance Booking
Call Girls Pimple Saudagar Call Me 7737669865 Budget Friendly No Advance BookingCall Girls Pimple Saudagar Call Me 7737669865 Budget Friendly No Advance Booking
Call Girls Pimple Saudagar Call Me 7737669865 Budget Friendly No Advance Bookingroncy bisnoi
 
Top Rated Pune Call Girls Shirwal ⟟ 6297143586 ⟟ Call Me For Genuine Sex Ser...
Top Rated  Pune Call Girls Shirwal ⟟ 6297143586 ⟟ Call Me For Genuine Sex Ser...Top Rated  Pune Call Girls Shirwal ⟟ 6297143586 ⟟ Call Me For Genuine Sex Ser...
Top Rated Pune Call Girls Shirwal ⟟ 6297143586 ⟟ Call Me For Genuine Sex Ser...Call Girls in Nagpur High Profile
 
Call Girls In RT Nagar ☎ 7737669865 🥵 Book Your One night Stand
Call Girls In RT Nagar ☎ 7737669865 🥵 Book Your One night StandCall Girls In RT Nagar ☎ 7737669865 🥵 Book Your One night Stand
Call Girls In RT Nagar ☎ 7737669865 🥵 Book Your One night Standamitlee9823
 
Get Premium Pimple Saudagar Call Girls (8005736733) 24x7 Rate 15999 with A/c ...
Get Premium Pimple Saudagar Call Girls (8005736733) 24x7 Rate 15999 with A/c ...Get Premium Pimple Saudagar Call Girls (8005736733) 24x7 Rate 15999 with A/c ...
Get Premium Pimple Saudagar Call Girls (8005736733) 24x7 Rate 15999 with A/c ...MOHANI PANDEY
 
Vip Mumbai Call Girls Kalyan Call On 9920725232 With Body to body massage wit...
Vip Mumbai Call Girls Kalyan Call On 9920725232 With Body to body massage wit...Vip Mumbai Call Girls Kalyan Call On 9920725232 With Body to body massage wit...
Vip Mumbai Call Girls Kalyan Call On 9920725232 With Body to body massage wit...amitlee9823
 
Shikrapur Call Girls Most Awaited Fun 6297143586 High Profiles young Beautie...
Shikrapur Call Girls Most Awaited Fun  6297143586 High Profiles young Beautie...Shikrapur Call Girls Most Awaited Fun  6297143586 High Profiles young Beautie...
Shikrapur Call Girls Most Awaited Fun 6297143586 High Profiles young Beautie...tanu pandey
 
VVIP Pune Call Girls Balaji Nagar (7001035870) Pune Escorts Nearby with Compl...
VVIP Pune Call Girls Balaji Nagar (7001035870) Pune Escorts Nearby with Compl...VVIP Pune Call Girls Balaji Nagar (7001035870) Pune Escorts Nearby with Compl...
VVIP Pune Call Girls Balaji Nagar (7001035870) Pune Escorts Nearby with Compl...Call Girls in Nagpur High Profile
 
Call Now ≽ 9953056974 ≼🔝 Call Girls In Yusuf Sarai ≼🔝 Delhi door step delevry≼🔝
Call Now ≽ 9953056974 ≼🔝 Call Girls In Yusuf Sarai ≼🔝 Delhi door step delevry≼🔝Call Now ≽ 9953056974 ≼🔝 Call Girls In Yusuf Sarai ≼🔝 Delhi door step delevry≼🔝
Call Now ≽ 9953056974 ≼🔝 Call Girls In Yusuf Sarai ≼🔝 Delhi door step delevry≼🔝9953056974 Low Rate Call Girls In Saket, Delhi NCR
 
Vip Mumbai Call Girls Andheri East Call On 9920725232 With Body to body massa...
Vip Mumbai Call Girls Andheri East Call On 9920725232 With Body to body massa...Vip Mumbai Call Girls Andheri East Call On 9920725232 With Body to body massa...
Vip Mumbai Call Girls Andheri East Call On 9920725232 With Body to body massa...amitlee9823
 
怎样办理斯威本科技大学毕业证(SUT毕业证书)成绩单留信认证
怎样办理斯威本科技大学毕业证(SUT毕业证书)成绩单留信认证怎样办理斯威本科技大学毕业证(SUT毕业证书)成绩单留信认证
怎样办理斯威本科技大学毕业证(SUT毕业证书)成绩单留信认证tufbav
 

Kürzlich hochgeladen (20)

VIP Call Girls Dharwad 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Dharwad 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Dharwad 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Dharwad 7001035870 Whatsapp Number, 24/07 Booking
 
CHEAP Call Girls in Hauz Quazi (-DELHI )🔝 9953056974🔝(=)/CALL GIRLS SERVICE
CHEAP Call Girls in Hauz Quazi  (-DELHI )🔝 9953056974🔝(=)/CALL GIRLS SERVICECHEAP Call Girls in Hauz Quazi  (-DELHI )🔝 9953056974🔝(=)/CALL GIRLS SERVICE
CHEAP Call Girls in Hauz Quazi (-DELHI )🔝 9953056974🔝(=)/CALL GIRLS SERVICE
 
Deira Dubai Escorts +0561951007 Escort Service in Dubai by Dubai Escort Girls
Deira Dubai Escorts +0561951007 Escort Service in Dubai by Dubai Escort GirlsDeira Dubai Escorts +0561951007 Escort Service in Dubai by Dubai Escort Girls
Deira Dubai Escorts +0561951007 Escort Service in Dubai by Dubai Escort Girls
 
Call Girls Chickpet ☎ 7737669865☎ Book Your One night Stand (Bangalore)
Call Girls Chickpet ☎ 7737669865☎ Book Your One night Stand (Bangalore)Call Girls Chickpet ☎ 7737669865☎ Book Your One night Stand (Bangalore)
Call Girls Chickpet ☎ 7737669865☎ Book Your One night Stand (Bangalore)
 
怎样办理圣芭芭拉分校毕业证(UCSB毕业证书)成绩单留信认证
怎样办理圣芭芭拉分校毕业证(UCSB毕业证书)成绩单留信认证怎样办理圣芭芭拉分校毕业证(UCSB毕业证书)成绩单留信认证
怎样办理圣芭芭拉分校毕业证(UCSB毕业证书)成绩单留信认证
 
怎样办理维多利亚大学毕业证(UVic毕业证书)成绩单留信认证
怎样办理维多利亚大学毕业证(UVic毕业证书)成绩单留信认证怎样办理维多利亚大学毕业证(UVic毕业证书)成绩单留信认证
怎样办理维多利亚大学毕业证(UVic毕业证书)成绩单留信认证
 
Call Girls Pimple Saudagar Call Me 7737669865 Budget Friendly No Advance Booking
Call Girls Pimple Saudagar Call Me 7737669865 Budget Friendly No Advance BookingCall Girls Pimple Saudagar Call Me 7737669865 Budget Friendly No Advance Booking
Call Girls Pimple Saudagar Call Me 7737669865 Budget Friendly No Advance Booking
 
Top Rated Pune Call Girls Shirwal ⟟ 6297143586 ⟟ Call Me For Genuine Sex Ser...
Top Rated  Pune Call Girls Shirwal ⟟ 6297143586 ⟟ Call Me For Genuine Sex Ser...Top Rated  Pune Call Girls Shirwal ⟟ 6297143586 ⟟ Call Me For Genuine Sex Ser...
Top Rated Pune Call Girls Shirwal ⟟ 6297143586 ⟟ Call Me For Genuine Sex Ser...
 
Call Girls In RT Nagar ☎ 7737669865 🥵 Book Your One night Stand
Call Girls In RT Nagar ☎ 7737669865 🥵 Book Your One night StandCall Girls In RT Nagar ☎ 7737669865 🥵 Book Your One night Stand
Call Girls In RT Nagar ☎ 7737669865 🥵 Book Your One night Stand
 
(ISHITA) Call Girls Service Aurangabad Call Now 8617697112 Aurangabad Escorts...
(ISHITA) Call Girls Service Aurangabad Call Now 8617697112 Aurangabad Escorts...(ISHITA) Call Girls Service Aurangabad Call Now 8617697112 Aurangabad Escorts...
(ISHITA) Call Girls Service Aurangabad Call Now 8617697112 Aurangabad Escorts...
 
Get Premium Pimple Saudagar Call Girls (8005736733) 24x7 Rate 15999 with A/c ...
Get Premium Pimple Saudagar Call Girls (8005736733) 24x7 Rate 15999 with A/c ...Get Premium Pimple Saudagar Call Girls (8005736733) 24x7 Rate 15999 with A/c ...
Get Premium Pimple Saudagar Call Girls (8005736733) 24x7 Rate 15999 with A/c ...
 
Vip Mumbai Call Girls Kalyan Call On 9920725232 With Body to body massage wit...
Vip Mumbai Call Girls Kalyan Call On 9920725232 With Body to body massage wit...Vip Mumbai Call Girls Kalyan Call On 9920725232 With Body to body massage wit...
Vip Mumbai Call Girls Kalyan Call On 9920725232 With Body to body massage wit...
 
Shikrapur Call Girls Most Awaited Fun 6297143586 High Profiles young Beautie...
Shikrapur Call Girls Most Awaited Fun  6297143586 High Profiles young Beautie...Shikrapur Call Girls Most Awaited Fun  6297143586 High Profiles young Beautie...
Shikrapur Call Girls Most Awaited Fun 6297143586 High Profiles young Beautie...
 
CHEAP Call Girls in Vinay Nagar (-DELHI )🔝 9953056974🔝(=)/CALL GIRLS SERVICE
CHEAP Call Girls in Vinay Nagar (-DELHI )🔝 9953056974🔝(=)/CALL GIRLS SERVICECHEAP Call Girls in Vinay Nagar (-DELHI )🔝 9953056974🔝(=)/CALL GIRLS SERVICE
CHEAP Call Girls in Vinay Nagar (-DELHI )🔝 9953056974🔝(=)/CALL GIRLS SERVICE
 
VVIP Pune Call Girls Balaji Nagar (7001035870) Pune Escorts Nearby with Compl...
VVIP Pune Call Girls Balaji Nagar (7001035870) Pune Escorts Nearby with Compl...VVIP Pune Call Girls Balaji Nagar (7001035870) Pune Escorts Nearby with Compl...
VVIP Pune Call Girls Balaji Nagar (7001035870) Pune Escorts Nearby with Compl...
 
Call Now ≽ 9953056974 ≼🔝 Call Girls In Yusuf Sarai ≼🔝 Delhi door step delevry≼🔝
Call Now ≽ 9953056974 ≼🔝 Call Girls In Yusuf Sarai ≼🔝 Delhi door step delevry≼🔝Call Now ≽ 9953056974 ≼🔝 Call Girls In Yusuf Sarai ≼🔝 Delhi door step delevry≼🔝
Call Now ≽ 9953056974 ≼🔝 Call Girls In Yusuf Sarai ≼🔝 Delhi door step delevry≼🔝
 
(INDIRA) Call Girl Napur Call Now 8617697112 Napur Escorts 24x7
(INDIRA) Call Girl Napur Call Now 8617697112 Napur Escorts 24x7(INDIRA) Call Girl Napur Call Now 8617697112 Napur Escorts 24x7
(INDIRA) Call Girl Napur Call Now 8617697112 Napur Escorts 24x7
 
Vip Mumbai Call Girls Andheri East Call On 9920725232 With Body to body massa...
Vip Mumbai Call Girls Andheri East Call On 9920725232 With Body to body massa...Vip Mumbai Call Girls Andheri East Call On 9920725232 With Body to body massa...
Vip Mumbai Call Girls Andheri East Call On 9920725232 With Body to body massa...
 
怎样办理斯威本科技大学毕业证(SUT毕业证书)成绩单留信认证
怎样办理斯威本科技大学毕业证(SUT毕业证书)成绩单留信认证怎样办理斯威本科技大学毕业证(SUT毕业证书)成绩单留信认证
怎样办理斯威本科技大学毕业证(SUT毕业证书)成绩单留信认证
 
Vip Call Girls Noida ➡️ Delhi ➡️ 9999965857 No Advance 24HRS Live
Vip Call Girls Noida ➡️ Delhi ➡️ 9999965857 No Advance 24HRS LiveVip Call Girls Noida ➡️ Delhi ➡️ 9999965857 No Advance 24HRS Live
Vip Call Girls Noida ➡️ Delhi ➡️ 9999965857 No Advance 24HRS Live
 

Input devices power

  • 2. performance per watt In computing, performance per watt is a measure of the energy efficiency of a particular computer architecture or computer hardware. Literally, it measures the rate of computation that can be delivered by a computer for every watt of power consumed. System designers building parallel computers, such as Google's hardware, pick CPUs based on their performance per watt of power, because the cost of powering the CPU outweighs the cost of the CPU itself.
  • 3. FLOPS (Floating Point Operations Per Second) per watt FLOPS (Floating Point Operations Per Second) per watt is a common measure. Like the FLOPS it is based on, the metric is usually applied to scientific computing and simulations involving many floating point calculations.
  • 4. Instructions per second (IPS) is a measure of a computer's processor speed. The term is commonly used in association with a numeric value such as thousand instructions per second (kIPS), million instructions per second (MIPS), Giga instructions per second (GIPS), or million operations per second (MOPS).
  • 5. average CPU power (ACP), The average CPU power (ACP), is a scheme to characterize power consumption of new central processing units under "average" daily usage, especially server processors, the rating scheme is defined by Advanced Micro Devices (AMD) for use in its line of processors based on the K10 microarchitecture (Opteron 8300 and 2300 series processors)
  • 6. thermal design power (TDP), The thermal design power (TDP), sometimes called thermal design point, is the maximum amount of heat generated by the CPU that the cooling system in a computer is required to dissipate in typical operation. Rather than specifying CPU's real power dissipation, TDP serves as the nominal value for designing CPU cooling systems.
  • 7. CPU power dissipation Central processing unit power dissipation or CPU power dissipation is the process in which central processing units (CPUs) consume electrical energy, and dissipate this energy both by the action of the switching devices contained in the CPU (such as transistors or vacuum tubes) and by the energy lost in the form of heat due to the impedance of the electronic circuits.
  • 8. CPU power dissipation There are several factors contributing to the CPU power consumption; they include dynamic power consumption, short-circuit power consumption, and power loss due to transistor leakage currents: Pcpu = Pdyn + Psc + Pleak The dynamic power consumption originates from logic-gate activities in the CPU. When logic gates toggle, energy is flowing as capacities inside the logic gates are charged and discharged. The dynamic power consumed by a CPU is approximately proportional to the CPU frequency, and to the square of the CPU voltage: P = CV2f where C is capacitance, f is frequency, and V is voltage.
  • 9. 40 Watt ACP = 60 Watt TDP 55 Watt ACP = 79 Watt TDP 75 Watt ACP = 115 Watt TDP 105 Watt ACP = 137 Watt TDP
  • 10. Why haven't CPU clock speeds increased in the last 5 years?
  • 13. Narrow pipelining is single threaded with only serial codes.
  • 14. "Moore's law" is the observation that, over the history of computing hardware, the number of transistors in a dense integrated circuit doubles approximately every two years.
  • 15.
  • 18.
  • 19. Problems: Heat (too much of it and too hard to dissipate), power consumption (too high), and current leakage problems.
  • 20. Power dissipation in CMOS technology
  • 21. The first part (addend) of the equation accounts for the dynamic power consumption on the chip (i.e. the power consumption caused by charging and discharging capacitive loads when transistors are switched) that represents the useful work performed by the chip. A is the activity factor meaning the proportion of switching transistors in each cycle (since not all transistors have to switch every clock cycle); C is the capacitive load of the transistor; V is the voltage; and f is the frequency.
  • 22. The first part (addend) of the equation accounts for the dynamic power consumption on the chip (i.e. the power consumption caused by charging and discharging capacitive loads when transistors are switched) that represents the useful work performed by the chip. A is the activity factor meaning the proportion of switching transistors in each cycle (since not all transistors have to switch every clock cycle); C is the capacitive load of the transistor; V is the voltage; and f is the frequency.
  • 23. If we observe the first term of the equation we can see why power has being increasing only linearly while frequency has been doing it logarithmically. The reason is the quadratic dependence on the voltage.
  • 24. Engineers have been able to continuously reduce this voltage from 5V down to below 1V, which has helped them to control dissipated power without losing performance. Unfortunately, many factors are interdependent and engineers have to make trade-offs constantly. For example, imagine we want to decrease dynamic power consumption on a chip (consider only first term of the equation) by reducing the supply voltage initially fixed at 2V. If we are able to reduce it to 1.7V, it is only a 15% decrease in voltage but we get a significant 28% decrease in power. However, reducing supply voltage has a side-effect on the maximum frequency for the circuit and on the threshold voltage of transistors (the voltage at which a transistor switches on):
  • 26.
  • 28. The problem is that while transistors are getting smaller, they're NOT getting faster.
  • 29. The problem is that while transistors are getting smaller, they're NOT getting faster.
  • 30. Switching speed of transistors depend on the strength of the electric field.
  • 31. Strength of the electric field depends on the thickness of the gate.
  • 32. As transistors shrink, the area of the gate decreases.
  • 33. In the past, this means meant that the gate of a transistor could also be made thinner.
  • 34. "The thinner the separation between two conductive plates, the stronger the electric field is between them."
  • 35. As the switching could be faster transistors could be made thinner without adding load capacitance.
  • 36. However, as of 45nm, the gate dielectric is now approximately 0.9nm thick
  • 37. However, as of 45nm, the gate dielectric is now approximately 0.9nm thick--about the size of a single silicon- dioxide molecule.
  • 38. It is simply impossible to make this thinner.
  • 40. As transistors get smaller, the wires connecting them get thinner.
  • 41. Thinner wires mean higher resistance and lower current.
  • 45. Clock-gating inserts a clock- enable before each state element (register, latch, etc.) such that the element is not clocked if new data is not going to be written.
  • 46. Clock-gating inserts a clock- enable
  • 47. This saves a significant amount of charge/discharge that would be wasted writing the same bit back to the cell.
  • 49. This involves putting large, fat transistors at the voltage source for various sections of the chip and powering those sections off when not used.
  • 50. T
  • 51. How much does my laptop consume?
  • 52. Intel Core 2 Duo 2.0 GHz processor 2 GB RAM 32 GB solid state hard drive 13.3" 1280x800 LED backlit display NVIDIA GeForce Go 8400M GS video Windows Vista Ultimate
  • 53. LCD brightness 7 (max) 20w LCD brightness 6 19w LCD brightness 5 18w LCD brightness 0-4 17w
  • 54. HDD idle 20w HDD defragmenting 23w
  • 55. CPU idle 20w CPU running one prime95 torture test 50w CPU running two prime95 torture tests 63w
  • 56. GPU idle 20w GPU running rthdribl 55w GPU running ATITool 3D warmup 40w
  • 57. DVD idle 20w DVD spinning with disc inserted 25w DVD copying 33w
  • 58. CPU fan off 20w CPU fan low 21w CPU fan med/high 22w
  • 59. CPU fan off 20w CPU fan low 21w CPU fan med/high 22w
  • 60. Tips
  • 61. 1.Don't do anything with 3D graphics (gaming, etc) 2.Avoid using DVDs 3.Turn down the screen brightness 1 or 2 notches 4.Avoid CPU intensive web pages or programs
  • 62. Intel Core 2 Duo 2.0 GHz processor 2 GB RAM 32 GB solid state hard drive 13.3" 1280x800 LED backlit display NVIDIA GeForce Go 8400M GS video Windows Vista Ultimate