SlideShare ist ein Scribd-Unternehmen logo
1 von 21
Processor Organization
Register Organization
Instruction Cycle

 To do these things, the processor needs to

store some data temporarily.
 It needs to store instructions and data
temporarily while an instruction is being
executed.
 The processor needs a small internal
memory.
Processor Organization(continue…)
The CPU with the System Bus
Internal Structure of the
CPU
 User-visible registers:

Enable the machine-or assembly
language programmer to minimize main
memory references by optimizing use of
registers.
 Control and status registers:
Used by the control unit to control
the operation of the processor and by
privileged, operating system programs to
control the execution of programs.
User visible register
 An instruction cycle includes the following
stages:
 Fetch:
 Read the next instruction from memory into
the processor.
 Execute:
 Interpret the opcode and perform the

indicated operation.
 Interrupt:
 If interrupts are enabled and an interrupt has
occurred, save the current process state and
service the interrupt.
 The execution of an instruction may involve

one or more operands in memory, each of
which requires a memory access. If indirect
addressing is used, then additional memory
accesses are required. The fetching of
indirect addresses require one more
instruction stages.
 After an instruction is

fetched, it is examined to
determine if any indirect
addressing is involved. Then the
required operands are fetched using
indirect addressing.
Department of Computer Science
Department of Computer Science
Processor structure and funtions

Weitere ähnliche Inhalte

Was ist angesagt?

INSTRUCTION LEVEL PARALLALISM
INSTRUCTION LEVEL PARALLALISMINSTRUCTION LEVEL PARALLALISM
INSTRUCTION LEVEL PARALLALISM
Kamran Ashraf
 
Input output organization
Input output organizationInput output organization
Input output organization
abdulugc
 
Io techniques & its types
Io techniques & its typesIo techniques & its types
Io techniques & its types
Nehal Naik
 

Was ist angesagt? (20)

Modes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output OrganizationModes Of Transfer in Input/Output Organization
Modes Of Transfer in Input/Output Organization
 
Micro programmed control
Micro programmed controlMicro programmed control
Micro programmed control
 
Register organization, stack
Register organization, stackRegister organization, stack
Register organization, stack
 
INSTRUCTION LEVEL PARALLALISM
INSTRUCTION LEVEL PARALLALISMINSTRUCTION LEVEL PARALLALISM
INSTRUCTION LEVEL PARALLALISM
 
Data transfer and manipulation
Data transfer and manipulationData transfer and manipulation
Data transfer and manipulation
 
Computer architecture pipelining
Computer architecture pipeliningComputer architecture pipelining
Computer architecture pipelining
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
 
Input output organization
Input output organizationInput output organization
Input output organization
 
Multiprocessor architecture
Multiprocessor architectureMultiprocessor architecture
Multiprocessor architecture
 
Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism)
 
Data transfer and manipulation
Data transfer and manipulationData transfer and manipulation
Data transfer and manipulation
 
Interrupts and types of interrupts
Interrupts and types of interruptsInterrupts and types of interrupts
Interrupts and types of interrupts
 
Memory Management in OS
Memory Management in OSMemory Management in OS
Memory Management in OS
 
Computer performance
Computer performanceComputer performance
Computer performance
 
Stack organization
Stack organizationStack organization
Stack organization
 
Context switching
Context switchingContext switching
Context switching
 
OS - Process Concepts
OS - Process ConceptsOS - Process Concepts
OS - Process Concepts
 
Lecture 37
Lecture 37Lecture 37
Lecture 37
 
Io techniques & its types
Io techniques & its typesIo techniques & its types
Io techniques & its types
 
Process creation and termination In Operating System
Process creation and termination In Operating SystemProcess creation and termination In Operating System
Process creation and termination In Operating System
 

Ähnlich wie Processor structure and funtions

OS - Ch1
OS - Ch1OS - Ch1
OS - Ch1
sphs
 
Chapter 1 - Introduction
Chapter 1 - IntroductionChapter 1 - Introduction
Chapter 1 - Introduction
Wayne Jones Jnr
 
Operating systems. replace ch1 with numbers for next chapters
Operating systems. replace ch1 with numbers for next chaptersOperating systems. replace ch1 with numbers for next chapters
Operating systems. replace ch1 with numbers for next chapters
sphs
 
operating system over view.ppt operating sysyems
operating system over view.ppt operating sysyemsoperating system over view.ppt operating sysyems
operating system over view.ppt operating sysyems
JyoReddy9
 

Ähnlich wie Processor structure and funtions (20)

Chapter 8
Chapter 8Chapter 8
Chapter 8
 
OS - Ch1
OS - Ch1OS - Ch1
OS - Ch1
 
Chapter 1 - Introduction
Chapter 1 - IntroductionChapter 1 - Introduction
Chapter 1 - Introduction
 
Operating systems. replace ch1 with numbers for next chapters
Operating systems. replace ch1 with numbers for next chaptersOperating systems. replace ch1 with numbers for next chapters
Operating systems. replace ch1 with numbers for next chapters
 
Lecture1,2,3 (1).pdf
Lecture1,2,3 (1).pdfLecture1,2,3 (1).pdf
Lecture1,2,3 (1).pdf
 
operating system over view.ppt operating sysyems
operating system over view.ppt operating sysyemsoperating system over view.ppt operating sysyems
operating system over view.ppt operating sysyems
 
Ch 01 os8e
Ch 01  os8eCh 01  os8e
Ch 01 os8e
 
Chapter01 new
Chapter01 newChapter01 new
Chapter01 new
 
Chapter01 new
Chapter01 newChapter01 new
Chapter01 new
 
Chapter1
Chapter1Chapter1
Chapter1
 
Ch1
Ch1Ch1
Ch1
 
UNIT - 3 PPT(Part- 1)_.pdf
UNIT - 3 PPT(Part- 1)_.pdfUNIT - 3 PPT(Part- 1)_.pdf
UNIT - 3 PPT(Part- 1)_.pdf
 
Chapter01 os7e
Chapter01 os7eChapter01 os7e
Chapter01 os7e
 
Os
OsOs
Os
 
Os
OsOs
Os
 
OPERATING SYSTEM
OPERATING SYSTEM OPERATING SYSTEM
OPERATING SYSTEM
 
Docs_CSEOSLNotes2013.pdf
Docs_CSEOSLNotes2013.pdfDocs_CSEOSLNotes2013.pdf
Docs_CSEOSLNotes2013.pdf
 
OS-ch01-2024.ppt
OS-ch01-2024.pptOS-ch01-2024.ppt
OS-ch01-2024.ppt
 
Mca ii os u-1 introduction to os
Mca  ii  os u-1 introduction to osMca  ii  os u-1 introduction to os
Mca ii os u-1 introduction to os
 
Control Unit (CU) – Part 2
Control Unit (CU) – Part 2Control Unit (CU) – Part 2
Control Unit (CU) – Part 2
 

Mehr von Muhammad Ishaq (20)

Causality in special relativity
Causality in special relativityCausality in special relativity
Causality in special relativity
 
Business proposal
Business proposalBusiness proposal
Business proposal
 
Artificial neural network model & hidden layers in multilayer artificial neur...
Artificial neural network model & hidden layers in multilayer artificial neur...Artificial neural network model & hidden layers in multilayer artificial neur...
Artificial neural network model & hidden layers in multilayer artificial neur...
 
Artificial Neural Network
Artificial Neural NetworkArtificial Neural Network
Artificial Neural Network
 
Writting process
Writting processWritting process
Writting process
 
Business
Business Business
Business
 
Index
IndexIndex
Index
 
Brochures
BrochuresBrochures
Brochures
 
Dependencies
DependenciesDependencies
Dependencies
 
Input output
Input outputInput output
Input output
 
Multi core processor
Multi core processorMulti core processor
Multi core processor
 
Dram and its types
Dram and its typesDram and its types
Dram and its types
 
Micro operation control of processor
Micro operation control of processorMicro operation control of processor
Micro operation control of processor
 
Computer architecture overview
Computer architecture overviewComputer architecture overview
Computer architecture overview
 
Raid 1 3
Raid 1 3Raid 1 3
Raid 1 3
 
Multi processing
Multi processingMulti processing
Multi processing
 
Cache memory
Cache memoryCache memory
Cache memory
 
Cache memory
Cache memoryCache memory
Cache memory
 
Addressing
AddressingAddressing
Addressing
 
Clusters
ClustersClusters
Clusters
 

Processor structure and funtions

  • 1.
  • 2.
  • 3.
  • 5.
  • 6.  To do these things, the processor needs to store some data temporarily.  It needs to store instructions and data temporarily while an instruction is being executed.  The processor needs a small internal memory.
  • 8. The CPU with the System Bus
  • 10.  User-visible registers: Enable the machine-or assembly language programmer to minimize main memory references by optimizing use of registers.  Control and status registers: Used by the control unit to control the operation of the processor and by privileged, operating system programs to control the execution of programs.
  • 12.  An instruction cycle includes the following stages:  Fetch:  Read the next instruction from memory into the processor.  Execute:  Interpret the opcode and perform the indicated operation.  Interrupt:  If interrupts are enabled and an interrupt has occurred, save the current process state and service the interrupt.
  • 13.
  • 14.  The execution of an instruction may involve one or more operands in memory, each of which requires a memory access. If indirect addressing is used, then additional memory accesses are required. The fetching of indirect addresses require one more instruction stages.  After an instruction is fetched, it is examined to determine if any indirect addressing is involved. Then the required operands are fetched using indirect addressing.
  • 15.
  • 16.
  • 17.
  • 18.