SlideShare ist ein Scribd-Unternehmen logo
1 von 2
Home Work, Ghazi khan gola Roll # 10
RISC and CISC
Definition:-
Central Processing Unit Architecture operates the capacity to work from “Instruction Set
Architecture” to where it was designed. The architectural designs of CPU are RISC (Reduced
instruction set computing) and CISC (Complex instruction set computing). CISC has the ability to
execute addressing modes or multi-step operations within one instruction set. It is the design of
the CPU where one instruction performs many low-level operations. For example, memory
storage, an arithmetic operation and loading from memory. RISC is a CPU design strategy based
on the insight that simplified instruction set gives higher performance when combined with a
microprocessor architecture which has the ability to execute the instructions by using some
microprocessor cycles per instruction.
CISC Architecture
Stands for "Complex Instruction Set Computing." This is a type of microprocessor design. The
CISC architecture contains a large set of computer instructions that range from very simple to
very complex and specialized. Though the design was intended to compute complex
instructions in the most efficient way, The CISC approach attempts to minimize the number of
instructions per program, sacrificing the number of cycles per instruction. Computers based on
the CISC architecture are designed to decrease the memory cost. Because, the large programs
need more storage, thus increasing the memory cost and large memory becomes more
expensive. To solve these problems, the number of instructions per program can be reduced by
embedding the number of operations in a single instruction, thereby making the instructions
more complex.
RISC Architecture
RISC (Reduced Instruction Set Computer) is used in portable devices due to its power efficiency.
For Example, Apple iPod and Nintendo DS. RISC is a type of microprocessor architecture that
uses highly-optimized set of instructions. RISC does the opposite; reducing the cycles per
instruction at the cost of the number of instructions per program Pipelining is one of the unique
features of RISC. It is performed by overlapping the execution of several instructions in a
pipeline fashion. It has a high performance advantage over CISC. it was later found that many
small, short instructions could compute complex instructions more efficiently. This led to a
design called Reduced Instruction Set Computing (RISC), which is now the other major kind of
microprocessor architecture. Intel Pentium processors are mainly CISC-based, with some RISC
facilities built into them, whereas the PowerPC processors are completely RISC-based.
Risc and cisc

Weitere ähnliche Inhalte

Was ist angesagt?

Was ist angesagt? (20)

Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Risc vs cisc
Risc vs ciscRisc vs cisc
Risc vs cisc
 
Risc
RiscRisc
Risc
 
CISC vs RISC Processor Architecture
CISC vs RISC Processor ArchitectureCISC vs RISC Processor Architecture
CISC vs RISC Processor Architecture
 
RISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van NeumannRISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van Neumann
 
Tibor
TiborTibor
Tibor
 
Presentation on risc pipeline
Presentation on risc pipelinePresentation on risc pipeline
Presentation on risc pipeline
 
Computer Architecture
Computer ArchitectureComputer Architecture
Computer Architecture
 
Risc cisc Difference
Risc cisc DifferenceRisc cisc Difference
Risc cisc Difference
 
CISC VS CISC
CISC VS CISCCISC VS CISC
CISC VS CISC
 
RISC AND CISC PROCESSOR
RISC AND CISC PROCESSORRISC AND CISC PROCESSOR
RISC AND CISC PROCESSOR
 
16bit RISC Processor
16bit RISC Processor16bit RISC Processor
16bit RISC Processor
 
Array Processor
Array ProcessorArray Processor
Array Processor
 
Lecture 46
Lecture 46Lecture 46
Lecture 46
 
Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism)
 
Difference Between CISC RISC, Harward & Von-neuman
Difference Between CISC RISC, Harward & Von-neumanDifference Between CISC RISC, Harward & Von-neuman
Difference Between CISC RISC, Harward & Von-neuman
 
Chapter 3
Chapter 3Chapter 3
Chapter 3
 
Cisc vs risc
Cisc vs riscCisc vs risc
Cisc vs risc
 
Processors selection
Processors selectionProcessors selection
Processors selection
 
pipelining
pipeliningpipelining
pipelining
 

Andere mochten auch

An intel architecture, which is a cisc 2
An intel architecture, which is a cisc 2An intel architecture, which is a cisc 2
An intel architecture, which is a cisc 2Azhar Abbas
 
RISC - Reduced Instruction Set Computing
RISC - Reduced Instruction Set ComputingRISC - Reduced Instruction Set Computing
RISC - Reduced Instruction Set ComputingTushar Swami
 
Reduced instruction set computers
Reduced instruction set computersReduced instruction set computers
Reduced instruction set computersSanjivani Sontakke
 
Base des systèmes à microprocesseur
Base des systèmes à microprocesseurBase des systèmes à microprocesseur
Base des systèmes à microprocesseurPeronnin Eric
 
Arm système embarqué
Arm système embarquéArm système embarqué
Arm système embarquéHoussem Rouini
 
LinkedIn SlideShare: Knowledge, Well-Presented
LinkedIn SlideShare: Knowledge, Well-PresentedLinkedIn SlideShare: Knowledge, Well-Presented
LinkedIn SlideShare: Knowledge, Well-PresentedSlideShare
 

Andere mochten auch (9)

An intel architecture, which is a cisc 2
An intel architecture, which is a cisc 2An intel architecture, which is a cisc 2
An intel architecture, which is a cisc 2
 
Nmas ass
Nmas assNmas ass
Nmas ass
 
Risc and cisc
Risc and ciscRisc and cisc
Risc and cisc
 
ITFT_Risc
ITFT_RiscITFT_Risc
ITFT_Risc
 
RISC - Reduced Instruction Set Computing
RISC - Reduced Instruction Set ComputingRISC - Reduced Instruction Set Computing
RISC - Reduced Instruction Set Computing
 
Reduced instruction set computers
Reduced instruction set computersReduced instruction set computers
Reduced instruction set computers
 
Base des systèmes à microprocesseur
Base des systèmes à microprocesseurBase des systèmes à microprocesseur
Base des systèmes à microprocesseur
 
Arm système embarqué
Arm système embarquéArm système embarqué
Arm système embarqué
 
LinkedIn SlideShare: Knowledge, Well-Presented
LinkedIn SlideShare: Knowledge, Well-PresentedLinkedIn SlideShare: Knowledge, Well-Presented
LinkedIn SlideShare: Knowledge, Well-Presented
 

Ähnlich wie Risc and cisc

Processors used in System on chip
Processors used in System on chip Processors used in System on chip
Processors used in System on chip A B Shinde
 
risc_and_cisc.ppt
risc_and_cisc.pptrisc_and_cisc.ppt
risc_and_cisc.pptRuhul Amin
 
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfAsst.prof M.Gokilavani
 
Microprocessor presentation.pptx
Microprocessor presentation.pptxMicroprocessor presentation.pptx
Microprocessor presentation.pptxRajeshwariBaniya
 
what are atleast 2 CISC instructions that are not supported by a RISC.docx
what are atleast 2 CISC instructions that are not supported by a RISC.docxwhat are atleast 2 CISC instructions that are not supported by a RISC.docx
what are atleast 2 CISC instructions that are not supported by a RISC.docxloisj1
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlowChaudhary Manzoor
 
Computer architecture
Computer architectureComputer architecture
Computer architectureAbash shah
 
Computer Organization.pptx
Computer Organization.pptxComputer Organization.pptx
Computer Organization.pptxsaimagul310
 
ARM INTRODUCTION.ppt that hepls to unnderstand arm
ARM INTRODUCTION.ppt that hepls to unnderstand armARM INTRODUCTION.ppt that hepls to unnderstand arm
ARM INTRODUCTION.ppt that hepls to unnderstand armKaranSingh21BEE1163
 
Risc and cisc computers
Risc and cisc computersRisc and cisc computers
Risc and cisc computersankita mundhra
 
RISC and CISC Processors
RISC and CISC ProcessorsRISC and CISC Processors
RISC and CISC ProcessorsAdeel Rasheed
 
Embedded System IoT_4.pptx ppt presentation
Embedded System  IoT_4.pptx ppt presentationEmbedded System  IoT_4.pptx ppt presentation
Embedded System IoT_4.pptx ppt presentationMITS
 
RISC and ARM contollers Design-Philosophy.pptx
RISC and ARM contollers Design-Philosophy.pptxRISC and ARM contollers Design-Philosophy.pptx
RISC and ARM contollers Design-Philosophy.pptxcontactamitsuryavans
 
Dsdco IE: RISC and CISC architectures and design issues
Dsdco IE: RISC and CISC architectures and design issuesDsdco IE: RISC and CISC architectures and design issues
Dsdco IE: RISC and CISC architectures and design issuesHome
 
CISC & RISC ARCHITECTURES
CISC & RISC ARCHITECTURESCISC & RISC ARCHITECTURES
CISC & RISC ARCHITECTURESDr.YNM
 
A 64-Bit RISC Processor Design and Implementation Using VHDL
A 64-Bit RISC Processor Design and Implementation Using VHDL A 64-Bit RISC Processor Design and Implementation Using VHDL
A 64-Bit RISC Processor Design and Implementation Using VHDL Andrew Yoila
 

Ähnlich wie Risc and cisc (20)

Processors used in System on chip
Processors used in System on chip Processors used in System on chip
Processors used in System on chip
 
R&c
R&cR&c
R&c
 
risc_and_cisc.ppt
risc_and_cisc.pptrisc_and_cisc.ppt
risc_and_cisc.ppt
 
CISC.pptx
CISC.pptxCISC.pptx
CISC.pptx
 
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
 
Microprocessor presentation.pptx
Microprocessor presentation.pptxMicroprocessor presentation.pptx
Microprocessor presentation.pptx
 
what are atleast 2 CISC instructions that are not supported by a RISC.docx
what are atleast 2 CISC instructions that are not supported by a RISC.docxwhat are atleast 2 CISC instructions that are not supported by a RISC.docx
what are atleast 2 CISC instructions that are not supported by a RISC.docx
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Computer Organization.pptx
Computer Organization.pptxComputer Organization.pptx
Computer Organization.pptx
 
ARM INTRODUCTION.ppt that hepls to unnderstand arm
ARM INTRODUCTION.ppt that hepls to unnderstand armARM INTRODUCTION.ppt that hepls to unnderstand arm
ARM INTRODUCTION.ppt that hepls to unnderstand arm
 
Risc and cisc computers
Risc and cisc computersRisc and cisc computers
Risc and cisc computers
 
RISC and CISC Processors
RISC and CISC ProcessorsRISC and CISC Processors
RISC and CISC Processors
 
Embedded System IoT_4.pptx ppt presentation
Embedded System  IoT_4.pptx ppt presentationEmbedded System  IoT_4.pptx ppt presentation
Embedded System IoT_4.pptx ppt presentation
 
Hg3612911294
Hg3612911294Hg3612911294
Hg3612911294
 
RISC and ARM contollers Design-Philosophy.pptx
RISC and ARM contollers Design-Philosophy.pptxRISC and ARM contollers Design-Philosophy.pptx
RISC and ARM contollers Design-Philosophy.pptx
 
RISC AND CISC.pptx
RISC AND CISC.pptxRISC AND CISC.pptx
RISC AND CISC.pptx
 
Dsdco IE: RISC and CISC architectures and design issues
Dsdco IE: RISC and CISC architectures and design issuesDsdco IE: RISC and CISC architectures and design issues
Dsdco IE: RISC and CISC architectures and design issues
 
CISC & RISC ARCHITECTURES
CISC & RISC ARCHITECTURESCISC & RISC ARCHITECTURES
CISC & RISC ARCHITECTURES
 
A 64-Bit RISC Processor Design and Implementation Using VHDL
A 64-Bit RISC Processor Design and Implementation Using VHDL A 64-Bit RISC Processor Design and Implementation Using VHDL
A 64-Bit RISC Processor Design and Implementation Using VHDL
 

Risc and cisc

  • 1. Home Work, Ghazi khan gola Roll # 10 RISC and CISC Definition:- Central Processing Unit Architecture operates the capacity to work from “Instruction Set Architecture” to where it was designed. The architectural designs of CPU are RISC (Reduced instruction set computing) and CISC (Complex instruction set computing). CISC has the ability to execute addressing modes or multi-step operations within one instruction set. It is the design of the CPU where one instruction performs many low-level operations. For example, memory storage, an arithmetic operation and loading from memory. RISC is a CPU design strategy based on the insight that simplified instruction set gives higher performance when combined with a microprocessor architecture which has the ability to execute the instructions by using some microprocessor cycles per instruction. CISC Architecture Stands for "Complex Instruction Set Computing." This is a type of microprocessor design. The CISC architecture contains a large set of computer instructions that range from very simple to very complex and specialized. Though the design was intended to compute complex instructions in the most efficient way, The CISC approach attempts to minimize the number of instructions per program, sacrificing the number of cycles per instruction. Computers based on the CISC architecture are designed to decrease the memory cost. Because, the large programs need more storage, thus increasing the memory cost and large memory becomes more expensive. To solve these problems, the number of instructions per program can be reduced by embedding the number of operations in a single instruction, thereby making the instructions more complex. RISC Architecture RISC (Reduced Instruction Set Computer) is used in portable devices due to its power efficiency. For Example, Apple iPod and Nintendo DS. RISC is a type of microprocessor architecture that uses highly-optimized set of instructions. RISC does the opposite; reducing the cycles per instruction at the cost of the number of instructions per program Pipelining is one of the unique features of RISC. It is performed by overlapping the execution of several instructions in a pipeline fashion. It has a high performance advantage over CISC. it was later found that many small, short instructions could compute complex instructions more efficiently. This led to a design called Reduced Instruction Set Computing (RISC), which is now the other major kind of microprocessor architecture. Intel Pentium processors are mainly CISC-based, with some RISC facilities built into them, whereas the PowerPC processors are completely RISC-based.