SlideShare ist ein Scribd-Unternehmen logo
1 von 29
VLSI DESIGN
Contents• About Cadbridge semiconductor
• IC & Classification
• VLSI introduction & objective
• VLSI design flow
• VLSI application
• VLSI companies in India
• How can we placed in cadbrige semiconductor
• IEEE paper implemented , improved & work on by me.
• Conclusion
Cadbridge semiconductor
• CADBRIDGE SEMICONDUCTOR is a emerging company in
electronics field.
• Corporate office - greater Noida .
• Branch office - jalander ( Panjab) , jaipur ( Rajasthan)
introduction
Vision
• To support a multicultural environment and make it our
business to hire, inspire and develop the very best people in the
industry, worldwide.
Area of work
Work on
• Memories
• PCB Design
• Digital security lock
• Robots
• Image processing
• MATLAB
• ARM KIT
• AVR KIT
Fature project
• FPGA Board design
• CPLD Board design
• DSP KIT Design
• microcontroller
Arm kit Avr kit
products
Integrated Circuits(ICs)
What is Integrated Circuit?
Integrated Circuits contains several transistors
fabricated on a single chip.
Classification of Integrated Circuits
Size classification( historical )
 <100 SSI 1963
100-3000 MSI 1970
3000 – 30000 LSI 1975
 30000 – 1000000 VLSI 1980
 > 1000000 ULSI 1990
VLSI introduction : Objectives
introduction :
• A VLSI (Very Large Scale Integration) system integrates millions of
“electronic components” in a small area (few mm2  few cm2).
Objectives:
design “efficient” VLSI systems that has:
• Circuit Speed (high )
• Power consumption ( low )
• Design Area ( low )
Vlsi design flow
1. idea (need) 2. specifications3. design architecture 4. RTL
coding
5. RTL
Verification
6. Synthesis7.Foundry8.IC Chip
1. Ideas
• Microprocessor
• Microcontroller
• Memories
• Printer
• Mobile
• Digital security lock
Any thing we needs chip
This is the crucial step as it will affect the
future of the product. Here, vendors may
feedback from potential customers on
looking for
• Instruction set
• Interface (I/O pins)
• Organization of the system
• Functionality of each unit in the system, and
communicate it to other units.
2.Specifications
3. Design architecture
• This is where the main work starts. With the
help of the specification sheet the target IC’s
architecture is decided and a layout for same
is created by design engineers
using EDA tools.
EDA Tools :
• Synopsys – astro
• activehdl
• Xilinx - ise design suite
• Cadence - encounter digital ic design
4. RTL coding
RTL - register transfer level.
• This implies that the VHDL/VERILOG
code written based on the architecture
describes how data is transformed as
it is passed from register to register.
RTL coding tools
• xilinx ise,
• Vim,
• Emacs,
• conTEXT,
• HDL TurboWriter
VHDL
• Not case sensitive.
• Difficult to learn.
• Based on pascal & ada.
• Strongly typed.
VERILOG
• Case sensitive.
• Easy to learn.
• Based on c.
• Not strongly typed.
HDL – Hardware Description
Language
ƒ
A programming language that can
describe the
functionality and timing of the
hardware.
Types of HDL
• VHDL ( Very high speed integrated circuit Hardware
Description Language)
• VERILOG
• SYSTEM VERILOG
Difference
5. RTL Verification
RTL simulation and verification is one of the
important step. This ensures that the design is
logically correct and without major timing errors.
It is advantageous to perform this step, especially
in the early stages of the design.
RTL verification
tools •
Modelsi
m
• Finsim
• Verilog - XL
• TestBuilder
• Xilinx ise
RTL verification wave form
6. synthesis
This is where the design now start to get physical.
Logic synthesis is a process by which the desired
circuit behavior i.e. Register Transistor Level is
turned into a design in terms of logic gates which
drives the circuit or architecture.
Synthesis tools/kit• FPGA
(Altera,digiland,xilinx)
• CPLD ( altera , digiland )
FPGA KIT
Field programmable gate array (FPGA)
• It is a IC which can be be programmable by user to
capture the logic.
• Capable to capturing 100,000 designed gates.
7.Foundry
The design is sent for Fabrication for
mass production to foundry .
8.IC Chip
Application of VLSI
Vlsi companies in india
How can we placed in CAD BRIDGE
o DIGITAL ELECTRONICS
o VERILOG (VLSI)
o MATLAB
o FPGA
o IMAGE PROCCESING
o EMBEDDED SYSTEM
o PLC SCADA
o ANTEENA
o POWER ELECTRONICS
o Wireless communication
FULL TIMEPART TIME
WORKING
TYPES
Knowledge about any following area
IEEE Research paper I have
implemented
• Area-Efficient 3-Input Decimal Adders
Using Simplified Carry and Sum Vectors.
• A review of clock gating techniques.
• A Pipelined 8to 10 bit Encoder
for a High speed Transmission.
• VLSI implementation of adders for High speed ALU.
IEEE Research paper I have
improved
• Design of High Speed Area Optimized
Binary Coded Decimal Digit Adder and
Multiplier .
• Area-Efficient 3-Input Decimal Adders
Using Simplified Carry and Sum
Vectors .
• VLSI implementation of
adders for High speed
ALU.
Research paper on which I am
working
• Area and Power Efficient Viterbi Decoder for
Storage.
• VHDL design of lossy DWT based image
compression technique for video
conferencing.
• Faster and Energy-Efficient Signed
Multipliers.
• FPGA IMPLEMENTATION OF LOW POWER
PIPELINED 32-BIT RISC PROCESSOR .
Vlsi is suitabale for fabrication of larger number
of components on a single chip.
VHDL/VERILOG is used for digital circuit
designing and to validate the design and check the
design specification.
CONCLUSION
THANK YOU
QUARRYS???

Weitere ähnliche Inhalte

Was ist angesagt?

Demystifying IoT skills : What does it take to become a FullStack IoT engineer?
Demystifying IoT skills : What does it take to become a FullStack IoT engineer?Demystifying IoT skills : What does it take to become a FullStack IoT engineer?
Demystifying IoT skills : What does it take to become a FullStack IoT engineer?
Emertxe Information Technologies Pvt Ltd
 
“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...
“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...
“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...
Edge AI and Vision Alliance
 
eInfochips Semicon -Trust the Experts
eInfochips Semicon -Trust the ExpertseInfochips Semicon -Trust the Experts
eInfochips Semicon -Trust the Experts
Vanika Pahwa
 
Device Abstraction in OSGi Based Embedded Systems - Dimitar Valtchev
Device Abstraction in OSGi Based Embedded Systems - Dimitar ValtchevDevice Abstraction in OSGi Based Embedded Systems - Dimitar Valtchev
Device Abstraction in OSGi Based Embedded Systems - Dimitar Valtchev
mfrancis
 

Was ist angesagt? (20)

VLSI industry - Digital Design Engineers - draft version
VLSI industry - Digital Design Engineers - draft versionVLSI industry - Digital Design Engineers - draft version
VLSI industry - Digital Design Engineers - draft version
 
THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Developm...
THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Developm...THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Developm...
THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Developm...
 
Building an open control stack for quantum computers using RISC-V ecosystems
Building an open control stack for quantum computers using RISC-V ecosystemsBuilding an open control stack for quantum computers using RISC-V ecosystems
Building an open control stack for quantum computers using RISC-V ecosystems
 
ASIC vs FPGA
ASIC vs FPGAASIC vs FPGA
ASIC vs FPGA
 
VLSI TECHNOLOGY
VLSI TECHNOLOGYVLSI TECHNOLOGY
VLSI TECHNOLOGY
 
Internet of things : Beginners view
Internet of things : Beginners viewInternet of things : Beginners view
Internet of things : Beginners view
 
Using Device Abstraction Layers in OSGi based Embedded Systems - Dimitar Valt...
Using Device Abstraction Layers in OSGi based Embedded Systems - Dimitar Valt...Using Device Abstraction Layers in OSGi based Embedded Systems - Dimitar Valt...
Using Device Abstraction Layers in OSGi based Embedded Systems - Dimitar Valt...
 
Demystifying IoT skills : What does it take to become a FullStack IoT engineer?
Demystifying IoT skills : What does it take to become a FullStack IoT engineer?Demystifying IoT skills : What does it take to become a FullStack IoT engineer?
Demystifying IoT skills : What does it take to become a FullStack IoT engineer?
 
“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...
“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...
“Flexible Machine Learning Solutions with Lattice FPGAs,” a Presentation from...
 
Application of DDS on modular Hardware-in-the-loop test benches at Audi
Application of DDS on modular Hardware-in-the-loop test benches at AudiApplication of DDS on modular Hardware-in-the-loop test benches at Audi
Application of DDS on modular Hardware-in-the-loop test benches at Audi
 
RISC-V: The Open Era of Computing
RISC-V: The Open Era of ComputingRISC-V: The Open Era of Computing
RISC-V: The Open Era of Computing
 
Varun_resume
Varun_resumeVarun_resume
Varun_resume
 
Tech talk with Antmicro - Building an open source system verilog ecosystem
Tech talk with Antmicro - Building an open source system verilog ecosystemTech talk with Antmicro - Building an open source system verilog ecosystem
Tech talk with Antmicro - Building an open source system verilog ecosystem
 
eInfochips Semicon -Trust the Experts
eInfochips Semicon -Trust the ExpertseInfochips Semicon -Trust the Experts
eInfochips Semicon -Trust the Experts
 
Ti k2 e for mission critical applications
Ti k2 e for mission critical applicationsTi k2 e for mission critical applications
Ti k2 e for mission critical applications
 
The Future of Operating Systems on RISC-V
The Future of Operating Systems on RISC-VThe Future of Operating Systems on RISC-V
The Future of Operating Systems on RISC-V
 
Next Generation Skills for IoT
Next Generation Skills for IoTNext Generation Skills for IoT
Next Generation Skills for IoT
 
Introduction to RISC-V
Introduction to RISC-VIntroduction to RISC-V
Introduction to RISC-V
 
Device Abstraction in OSGi Based Embedded Systems - Dimitar Valtchev
Device Abstraction in OSGi Based Embedded Systems - Dimitar ValtchevDevice Abstraction in OSGi Based Embedded Systems - Dimitar Valtchev
Device Abstraction in OSGi Based Embedded Systems - Dimitar Valtchev
 
Developing for polar fire soc
Developing for polar fire socDeveloping for polar fire soc
Developing for polar fire soc
 

Andere mochten auch

Andere mochten auch (15)

Android mtech project in ludhiana
Android  mtech project in ludhianaAndroid  mtech project in ludhiana
Android mtech project in ludhiana
 
6months industrial training in software testing, ludhiana
6months industrial training in software testing, ludhiana6months industrial training in software testing, ludhiana
6months industrial training in software testing, ludhiana
 
6months industrial training in fuzzy logic, ludhiana
6months industrial training in fuzzy logic, ludhiana6months industrial training in fuzzy logic, ludhiana
6months industrial training in fuzzy logic, ludhiana
 
6 weeks summer training in labview,jalandhar
6 weeks summer training in labview,jalandhar6 weeks summer training in labview,jalandhar
6 weeks summer training in labview,jalandhar
 
.Net final year project in LUDHIANA
.Net final year project in LUDHIANA.Net final year project in LUDHIANA
.Net final year project in LUDHIANA
 
6 weeks summer training in embedded,jalandhar
6 weeks summer training in embedded,jalandhar6 weeks summer training in embedded,jalandhar
6 weeks summer training in embedded,jalandhar
 
.Net final year project in jalandhar
.Net final year project in jalandhar.Net final year project in jalandhar
.Net final year project in jalandhar
 
Labview phd project in ludhiana
Labview phd project in ludhianaLabview phd project in ludhiana
Labview phd project in ludhiana
 
Embedded final year project in ludhiana
Embedded final year project in ludhianaEmbedded final year project in ludhiana
Embedded final year project in ludhiana
 
6 weeks summer training in matlab,jalandhar
6 weeks summer training in matlab,jalandhar6 weeks summer training in matlab,jalandhar
6 weeks summer training in matlab,jalandhar
 
6months industrial training in android, jalandhar
6months industrial training in android, jalandhar6months industrial training in android, jalandhar
6months industrial training in android, jalandhar
 
.Net6weeks
.Net6weeks.Net6weeks
.Net6weeks
 
6months industrial training in matlab, jalandhar
6months industrial training in matlab, jalandhar6months industrial training in matlab, jalandhar
6months industrial training in matlab, jalandhar
 
6months industrial training in embedded, ludhiana
6months industrial training in embedded, ludhiana6months industrial training in embedded, ludhiana
6months industrial training in embedded, ludhiana
 
Opnet final year project in ludhiana
Opnet final year project in ludhianaOpnet final year project in ludhiana
Opnet final year project in ludhiana
 

Ähnlich wie 6 weeks/months summer training in vlsi,ludhiana

VLSI Systems & Design
VLSI Systems & DesignVLSI Systems & Design
VLSI Systems & Design
Aakash Mishra
 
Hardware Design engineer
Hardware Design engineerHardware Design engineer
Hardware Design engineer
Narasimha Reddy
 

Ähnlich wie 6 weeks/months summer training in vlsi,ludhiana (20)

vlsi design summer training ppt
vlsi design summer training pptvlsi design summer training ppt
vlsi design summer training ppt
 
VLSI Systems & Design
VLSI Systems & DesignVLSI Systems & Design
VLSI Systems & Design
 
Basic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate ArraysBasic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate Arrays
 
Hardware Design engineer
Hardware Design engineerHardware Design engineer
Hardware Design engineer
 
Vlsi lab
Vlsi labVlsi lab
Vlsi lab
 
Design & Simulation With Verilog
Design & Simulation With Verilog Design & Simulation With Verilog
Design & Simulation With Verilog
 
Himanshu Shivhar (1)
Himanshu Shivhar (1)Himanshu Shivhar (1)
Himanshu Shivhar (1)
 
Vlsi_vhdl and pcb designing ppt
Vlsi_vhdl and pcb designing pptVlsi_vhdl and pcb designing ppt
Vlsi_vhdl and pcb designing ppt
 
FPGA @ UPB-BGA
FPGA @ UPB-BGAFPGA @ UPB-BGA
FPGA @ UPB-BGA
 
verification resume
verification resumeverification resume
verification resume
 
VEGA Processors.pdf
VEGA  Processors.pdfVEGA  Processors.pdf
VEGA Processors.pdf
 
Embedded Systems Design and Programming & Internet of Things
Embedded Systems Design and Programming & Internet of ThingsEmbedded Systems Design and Programming & Internet of Things
Embedded Systems Design and Programming & Internet of Things
 
VHDL-PRESENTATION.ppt
VHDL-PRESENTATION.pptVHDL-PRESENTATION.ppt
VHDL-PRESENTATION.ppt
 
Introduction to EDA Tools
Introduction to EDA ToolsIntroduction to EDA Tools
Introduction to EDA Tools
 
nios.ppt
nios.pptnios.ppt
nios.ppt
 
Detailed Cv
Detailed CvDetailed Cv
Detailed Cv
 
Programmable logic device (PLD)
Programmable logic device (PLD)Programmable logic device (PLD)
Programmable logic device (PLD)
 
Cockatrice: A Hardware Design Environment with Elixir
Cockatrice: A Hardware Design Environment with ElixirCockatrice: A Hardware Design Environment with Elixir
Cockatrice: A Hardware Design Environment with Elixir
 
Rashmi_Palakkal_CV
Rashmi_Palakkal_CVRashmi_Palakkal_CV
Rashmi_Palakkal_CV
 
Summer training vhdl
Summer training vhdlSummer training vhdl
Summer training vhdl
 

Mehr von deepikakaler1

Mehr von deepikakaler1 (20)

Software testing mtech project in ludhiana
Software testing mtech project in ludhianaSoftware testing mtech project in ludhiana
Software testing mtech project in ludhiana
 
Matlab final year project in ludhiana
Matlab final year project in ludhianaMatlab final year project in ludhiana
Matlab final year project in ludhiana
 
image processing project course ludhiana
image processing project course ludhianaimage processing project course ludhiana
image processing project course ludhiana
 
Hfss final year project in ludhiana
Hfss final year project in ludhianaHfss final year project in ludhiana
Hfss final year project in ludhiana
 
Fuzzy logic mtech project in ludhiana
Fuzzy logic mtech project in ludhiana Fuzzy logic mtech project in ludhiana
Fuzzy logic mtech project in ludhiana
 
Data mining final year project in ludhiana
Data mining final year project in ludhianaData mining final year project in ludhiana
Data mining final year project in ludhiana
 
Artificial intelligence mtech project in ludhiana
Artificial intelligence mtech project in ludhiana Artificial intelligence mtech project in ludhiana
Artificial intelligence mtech project in ludhiana
 
6 weeks summer training in software testing,ludhiana
6 weeks summer training in software testing,ludhiana6 weeks summer training in software testing,ludhiana
6 weeks summer training in software testing,ludhiana
 
6 weeks summer training in labview,ludhiana
6 weeks summer training in labview,ludhiana6 weeks summer training in labview,ludhiana
6 weeks summer training in labview,ludhiana
 
6months industrial training in labview, ludhiana
6months industrial training in labview, ludhiana6months industrial training in labview, ludhiana
6months industrial training in labview, ludhiana
 
6 weeks summer training in hfss,ludhiana
6 weeks summer training in hfss,ludhiana6 weeks summer training in hfss,ludhiana
6 weeks summer training in hfss,ludhiana
 
6months industrial training in hfss, ludhiana
6months industrial training in hfss, ludhiana6months industrial training in hfss, ludhiana
6months industrial training in hfss, ludhiana
 
6 weeks summer training in fuzzy logic,ludhiana
6 weeks summer training in fuzzy logic,ludhiana6 weeks summer training in fuzzy logic,ludhiana
6 weeks summer training in fuzzy logic,ludhiana
 
6 weeks summer training in embedded,ludhiana
6 weeks summer training in embedded,ludhiana6 weeks summer training in embedded,ludhiana
6 weeks summer training in embedded,ludhiana
 
6 weeks summer training in data mining,ludhiana
6 weeks summer training in data mining,ludhiana6 weeks summer training in data mining,ludhiana
6 weeks summer training in data mining,ludhiana
 
6months industrial training in data mining,ludhiana
6months industrial training in data mining,ludhiana6months industrial training in data mining,ludhiana
6months industrial training in data mining,ludhiana
 
6 weeks summer training in android,ludhiana
6 weeks summer training in android,ludhiana6 weeks summer training in android,ludhiana
6 weeks summer training in android,ludhiana
 
Software testing mtech project in jalandhar
Software testing mtech project in jalandharSoftware testing mtech project in jalandhar
Software testing mtech project in jalandhar
 
Opnet final year project in jalandhar
Opnet final year project in jalandharOpnet final year project in jalandhar
Opnet final year project in jalandhar
 
Matlab final year project in jalandhar
Matlab final year project in jalandharMatlab final year project in jalandhar
Matlab final year project in jalandhar
 

Kürzlich hochgeladen

Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.
MateoGardella
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
PECB
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
kauryashika82
 

Kürzlich hochgeladen (20)

Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activity
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introduction
 
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
 
Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdf
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
 
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptxINDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
 
Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.
 
Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1
 
Application orientated numerical on hev.ppt
Application orientated numerical on hev.pptApplication orientated numerical on hev.ppt
Application orientated numerical on hev.ppt
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdf
 
Measures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SDMeasures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SD
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
 
fourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingfourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writing
 
Introduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The BasicsIntroduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The Basics
 
Mehran University Newsletter Vol-X, Issue-I, 2024
Mehran University Newsletter Vol-X, Issue-I, 2024Mehran University Newsletter Vol-X, Issue-I, 2024
Mehran University Newsletter Vol-X, Issue-I, 2024
 
ICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptx
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impact
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 

6 weeks/months summer training in vlsi,ludhiana

  • 1.
  • 3. Contents• About Cadbridge semiconductor • IC & Classification • VLSI introduction & objective • VLSI design flow • VLSI application • VLSI companies in India • How can we placed in cadbrige semiconductor • IEEE paper implemented , improved & work on by me. • Conclusion
  • 4. Cadbridge semiconductor • CADBRIDGE SEMICONDUCTOR is a emerging company in electronics field. • Corporate office - greater Noida . • Branch office - jalander ( Panjab) , jaipur ( Rajasthan) introduction Vision • To support a multicultural environment and make it our business to hire, inspire and develop the very best people in the industry, worldwide.
  • 5. Area of work Work on • Memories • PCB Design • Digital security lock • Robots • Image processing • MATLAB • ARM KIT • AVR KIT Fature project • FPGA Board design • CPLD Board design • DSP KIT Design • microcontroller Arm kit Avr kit products
  • 6. Integrated Circuits(ICs) What is Integrated Circuit? Integrated Circuits contains several transistors fabricated on a single chip.
  • 7. Classification of Integrated Circuits Size classification( historical )  <100 SSI 1963 100-3000 MSI 1970 3000 – 30000 LSI 1975  30000 – 1000000 VLSI 1980  > 1000000 ULSI 1990
  • 8. VLSI introduction : Objectives introduction : • A VLSI (Very Large Scale Integration) system integrates millions of “electronic components” in a small area (few mm2  few cm2). Objectives: design “efficient” VLSI systems that has: • Circuit Speed (high ) • Power consumption ( low ) • Design Area ( low )
  • 9. Vlsi design flow 1. idea (need) 2. specifications3. design architecture 4. RTL coding 5. RTL Verification 6. Synthesis7.Foundry8.IC Chip
  • 10. 1. Ideas • Microprocessor • Microcontroller • Memories • Printer • Mobile • Digital security lock Any thing we needs chip
  • 11. This is the crucial step as it will affect the future of the product. Here, vendors may feedback from potential customers on looking for • Instruction set • Interface (I/O pins) • Organization of the system • Functionality of each unit in the system, and communicate it to other units. 2.Specifications
  • 12. 3. Design architecture • This is where the main work starts. With the help of the specification sheet the target IC’s architecture is decided and a layout for same is created by design engineers using EDA tools. EDA Tools : • Synopsys – astro • activehdl • Xilinx - ise design suite • Cadence - encounter digital ic design
  • 13.
  • 14. 4. RTL coding RTL - register transfer level. • This implies that the VHDL/VERILOG code written based on the architecture describes how data is transformed as it is passed from register to register. RTL coding tools • xilinx ise, • Vim, • Emacs, • conTEXT, • HDL TurboWriter
  • 15. VHDL • Not case sensitive. • Difficult to learn. • Based on pascal & ada. • Strongly typed. VERILOG • Case sensitive. • Easy to learn. • Based on c. • Not strongly typed. HDL – Hardware Description Language ƒ A programming language that can describe the functionality and timing of the hardware. Types of HDL • VHDL ( Very high speed integrated circuit Hardware Description Language) • VERILOG • SYSTEM VERILOG Difference
  • 16. 5. RTL Verification RTL simulation and verification is one of the important step. This ensures that the design is logically correct and without major timing errors. It is advantageous to perform this step, especially in the early stages of the design. RTL verification tools • Modelsi m • Finsim • Verilog - XL • TestBuilder • Xilinx ise
  • 18. 6. synthesis This is where the design now start to get physical. Logic synthesis is a process by which the desired circuit behavior i.e. Register Transistor Level is turned into a design in terms of logic gates which drives the circuit or architecture. Synthesis tools/kit• FPGA (Altera,digiland,xilinx) • CPLD ( altera , digiland )
  • 19. FPGA KIT Field programmable gate array (FPGA) • It is a IC which can be be programmable by user to capture the logic. • Capable to capturing 100,000 designed gates.
  • 20. 7.Foundry The design is sent for Fabrication for mass production to foundry .
  • 24. How can we placed in CAD BRIDGE o DIGITAL ELECTRONICS o VERILOG (VLSI) o MATLAB o FPGA o IMAGE PROCCESING o EMBEDDED SYSTEM o PLC SCADA o ANTEENA o POWER ELECTRONICS o Wireless communication FULL TIMEPART TIME WORKING TYPES Knowledge about any following area
  • 25. IEEE Research paper I have implemented • Area-Efficient 3-Input Decimal Adders Using Simplified Carry and Sum Vectors. • A review of clock gating techniques. • A Pipelined 8to 10 bit Encoder for a High speed Transmission. • VLSI implementation of adders for High speed ALU.
  • 26. IEEE Research paper I have improved • Design of High Speed Area Optimized Binary Coded Decimal Digit Adder and Multiplier . • Area-Efficient 3-Input Decimal Adders Using Simplified Carry and Sum Vectors . • VLSI implementation of adders for High speed ALU.
  • 27. Research paper on which I am working • Area and Power Efficient Viterbi Decoder for Storage. • VHDL design of lossy DWT based image compression technique for video conferencing. • Faster and Energy-Efficient Signed Multipliers. • FPGA IMPLEMENTATION OF LOW POWER PIPELINED 32-BIT RISC PROCESSOR .
  • 28. Vlsi is suitabale for fabrication of larger number of components on a single chip. VHDL/VERILOG is used for digital circuit designing and to validate the design and check the design specification. CONCLUSION