SlideShare ist ein Scribd-Unternehmen logo
1 von 44
DIGITAL ELECTRONICS
Unit 4-Combinational circuit
Dr.K.Kalaiselvi
Dept of Computer Science
Kristu Jayanti college
Bangalore
Combinational Logic
 Logic circuits for digital systems may be
combinational or sequential.
 A combinational circuit consists of input variables,
logic gates, and output variables.
2
IMPLEMENTING LOGIC CIRCUIT FROM TRUTH
TABLE
TYPES OF COMBINATIONAL
CIRCUITS
 ARITHMETIC CIRCUITS
HALF/FULL ADDER
HALF/FULL SUBTRACTOR
BINARY PARALLEL ADDER
ADDER-SUBTRACTOR
BCD ADDER
 MAGNITUDE COMPARTOR
 CODE CONVERSION CIRCUITS
 ENCODER
 DECODER
 DATA SELECTION CIRCUITS
MULTIPLEXER
DEMULTIPLEXER
 PARITY GENERATORS/ CHECKERS
HALF ADDER USING NAND
Full adder
Full Adder is the adder which adds three inputs and produces
two outputs. The first two inputs are A and B and the third input
is an input carry as C-IN. The output carry is designated as C-
OUT and the normal output is designated as S which is SUM.
A full adder logic is designed in such a manner that can take
eight inputs together to create a byte-wide adder and cascade
the carry bit from one adder to the another.
Block Diagram
Truth table
Sum = A⊕B⊕CIN
Cout= A’BCin + A’Bcin+ABCin’+ABCin
Cin(A’B+AB’) +AB(Cin+Cin’)
Cin(A’B+AB’) + AB
Cin(A ⊕B) + AB
Full adder using logic gates
Full adder using NAND gates
Half subtractor
Block diagram:
Truth Table:
Expression :
Difference = A XOR B
Borrow = A’B
Half subtractor is used to perform two binary digits subtraction
Half subtractor using NAND
gates
Full subtractor
A full subtractor is a combinational circuit that performs
subtraction of two bits, one is minuend and other is
subtrahend, taking into account borrow of the previous
adjacent lower minuend bit. This circuit has three inputs
and two outputs.
Block Diagram:
Truth Table
Logical expression for difference –
Logical expression for Difference-
D = A’B’Bin + A’BBin’ + AB’Bin’ + ABBin
= Bin(A’B’ + AB) + Bin’(AB’ + A’B)
= Bin( A XNOR B) + Bin’(A XOR B)
= Bin (A XOR B)’ + Bin’(A XOR B)
= Bin XOR (A XOR B) = (A XOR B) XOR Bin
Logical expression for borrow –
Bout = A’B’Bin + A’BBin’ + A’BBin + ABBin
= A’B’Bin +A’BBin’ + A’BBin + A’BBin + A’BBin + ABBin
= A’Bin(B + B’) + A’B(Bin + Bin’) + BBin(A + A’)
= A’Bin + A’B + Bbin
Bout = A’B’Bin + A’BBin’ + A’BBin + ABBin
= Bin(AB + A’B’) + A’B(Bin + Bin’)
= Bin( A XNOR B) + A’B
= Bin (A XOR B)’ + A’B
Full subtractor
4-bit parallel binary adder
 A n bit parallel adder requires n full adders to perform the
operation.
Parallel Addition
4 bit parallel binary adder circuit
Carry methods in parallel adder
o Ripple carry adder
A ripple carry adder is a logic circuit in which the carry-out of
each full adder is the carry in of the succeeding next most
significant full adder. It is called a ripple carry adder because
each carry bit gets rippled into the next stage.
o Carry look-ahead adder
Carry Look –ahead (CLA) adder: speeds up addition process by
eliminating ripple carry delay. This adder anticipates the output
carry of each stage and based on the input bits of each stage ,
produces the output carry by either carry-generation or carry –
propogation.
ADDER-SUBTRACTOR CIRCUIT
A circuit which performs both addition and subtraction.
Sub/add
M=0 for
addition
M=1 for
subtractio
n
For addition: 2nd number is in TRUE form.
For Subtraction: 2nd number is in 2’s complement
Pin diagram for adder-subtractor
circuit
BCD Adder
 BCD adder is an arithmetic unit which performs operations of numbers that
are stored in BCD form.
 has ability to add 4-bit representations of decimal digits.
 BCD adder adds the augend, addend and the carry-in , then produces sum
and carry out
 Constructed using full adders , AND ,OR gates
 Has only 4 augend bits, can have only 10 outputs (0000 to 1001) (0 to 9)
 Sums greater than 9 (1010,1011,1100,1101,1110 and 1111) 6 outputs have
to be corrected.
 The numbers 1010 to 1111 can be avoided by adding the bit pattern 0110 (
decimal 6)
examples
Input : A = 0111 B = 1000
Output : Y = 1 0101
Explanation: We are adding A(=7) and B(=8).
The value of binary sum will be 1111(=15). But, the BCD sum will be 1 0101,
where 1 is 0001 in binary and 5 is 0101 in binary.
Input :
A = 0101 B = 1001
Output :
Y = 1 0100
Explanation: We are adding A(=5) and B(=9).
The value of binary sum will be 1110(=14).
But, the BCD sum will be 1 0100,
where 1 is 0001 in binary and 4 is 0100 in binary.
Magnitude Comparator
A magnitude digital Comparator is a combinational circuit that
compares two digital or binary numbers in order to find out whether
one binary number is equal, less than or greater than the other binary
number.
We logically design a circuit for which we will have two inputs one for A
and other for B and have three output terminals, one for A > B
condition, one for A = B condition and one for A < B condition.
 A comparator used to compare two bits is called a single
bit comparator. It consists of two inputs each for two
single bit numbers and three outputs to generate less
than, equal to and greater than between two binary
numbers.
 The truth table for a 1-bit comparator is given below:
From the above truth table logical expressions for each output can be
expressed as follows:
A>B: AB'
A<B: A'B
A=B: A'B' + AB
1-Bit Magnitude Comparator
Circuit for magnitude comparator
 Try for 2 bit comparator
 Truth table
 Circuit
Code convertor circuits
A code is a set of bits arranged in a unique pattern that
is used to represent specified information.
A code converter is a circuit used to convert one form
of coded information into another coded form
Types:
1. Encoder
2. Decoder
Encoder circuit
It is a logic circuit that performs the encoding function.
Converts information such as a decimal number or an
alphabetic character into some coded form.
Example
Decimal to BCD encoder
An Encoder is a combinational circuit that performs the reverse
operation of Decoder.It has maximum of 2^n input lines and ‘n’
output lines, hence it encodes the information from 2^n inputs into an
n-bit code.
It will produce a binary code equivalent to the input, which is active
High. Therefore, the encoder encodes 2^n input lines with ‘n’ bits.
4 : 2 Encoder
 The 4 to 2 Encoder consists of four inputs Y3, Y2, Y1 & Y0 and
two outputs A1 & A0. At any time, only one of these 4 inputs
can be ‘1’ in order to get the respective binary code at the output.
The figure below shows the logic symbol of 4 to 2 encoder :
The Truth table of 4 to 2 encoder
Logical expression for A1 and A0 :
A1 = Y3 + Y2
A0 = Y3 + Y1
Decimal to BCD Encoder
The decimal to binary encoder usually consists of 10 input
lines and 4 output lines. Each input line corresponds to the
each decimal digit and 4 outputs correspond to the BCD
code. This encoder accepts the decoded decimal data as an
input and encodes it to the BCD output which is available on
the output lines. The figure below shows the logic symbol of
decimal to BCD encoder :
Logical expression for A3, A2, A1 and A0 :
A3 = Y9 + Y8
A2 = Y7 + Y6 + Y5 +Y4
A1 = Y7 + Y6 + Y3 +Y2
A0 = Y9 + Y7 +Y5 +Y3 + Y1
 END

Weitere ähnliche Inhalte

Was ist angesagt?

Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuitsSARITHA REDDY
 
Design half ,full Adder and Subtractor
Design half ,full Adder and SubtractorDesign half ,full Adder and Subtractor
Design half ,full Adder and SubtractorJaimin@prt.ltd.
 
Octal to binary encoder
Octal to binary encoderOctal to binary encoder
Octal to binary encoderAjay844
 
Bcd to excess 3 code converter
Bcd to excess 3 code converterBcd to excess 3 code converter
Bcd to excess 3 code converterUshaswini Chowdary
 
Binary to gray converter using xor
Binary to gray converter using xor Binary to gray converter using xor
Binary to gray converter using xor DINESH DEVIREDDY
 
FYBSC IT Digital Electronics Unit I Chapter II Number System and Binary Arith...
FYBSC IT Digital Electronics Unit I Chapter II Number System and Binary Arith...FYBSC IT Digital Electronics Unit I Chapter II Number System and Binary Arith...
FYBSC IT Digital Electronics Unit I Chapter II Number System and Binary Arith...Arti Parab Academics
 
logical circuits substractors
logical circuits substractors logical circuits substractors
logical circuits substractors Fâhém Ähmêd
 
Binary to grey code conversion
Binary to grey code conversionBinary to grey code conversion
Binary to grey code conversionSunny
 
BCD,GRAY and EXCESS 3 codes
BCD,GRAY and EXCESS 3 codesBCD,GRAY and EXCESS 3 codes
BCD,GRAY and EXCESS 3 codesstudent
 
Adder substracter
Adder substracterAdder substracter
Adder substracterWanNurdiana
 
Chap ii.BCD code,Gray code
Chap ii.BCD code,Gray codeChap ii.BCD code,Gray code
Chap ii.BCD code,Gray codeBala Ganesh
 
Data representation
Data representationData representation
Data representationMysore
 

Was ist angesagt? (20)

Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Digital 4-bit Comprator
Digital 4-bit CompratorDigital 4-bit Comprator
Digital 4-bit Comprator
 
Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
 
Design half ,full Adder and Subtractor
Design half ,full Adder and SubtractorDesign half ,full Adder and Subtractor
Design half ,full Adder and Subtractor
 
BCD Adder
BCD AdderBCD Adder
BCD Adder
 
Octal to binary encoder
Octal to binary encoderOctal to binary encoder
Octal to binary encoder
 
Code conversion
Code conversionCode conversion
Code conversion
 
Bcd to excess 3 code converter
Bcd to excess 3 code converterBcd to excess 3 code converter
Bcd to excess 3 code converter
 
Binary to gray converter using xor
Binary to gray converter using xor Binary to gray converter using xor
Binary to gray converter using xor
 
Arithmetic circuits
Arithmetic circuitsArithmetic circuits
Arithmetic circuits
 
FYBSC IT Digital Electronics Unit I Chapter II Number System and Binary Arith...
FYBSC IT Digital Electronics Unit I Chapter II Number System and Binary Arith...FYBSC IT Digital Electronics Unit I Chapter II Number System and Binary Arith...
FYBSC IT Digital Electronics Unit I Chapter II Number System and Binary Arith...
 
logical circuits substractors
logical circuits substractors logical circuits substractors
logical circuits substractors
 
Binary to grey code conversion
Binary to grey code conversionBinary to grey code conversion
Binary to grey code conversion
 
BCD,GRAY and EXCESS 3 codes
BCD,GRAY and EXCESS 3 codesBCD,GRAY and EXCESS 3 codes
BCD,GRAY and EXCESS 3 codes
 
Adder substracter
Adder substracterAdder substracter
Adder substracter
 
B sc3 unit 4 combi..lckt
B sc3 unit 4 combi..lcktB sc3 unit 4 combi..lckt
B sc3 unit 4 combi..lckt
 
Chap ii.BCD code,Gray code
Chap ii.BCD code,Gray codeChap ii.BCD code,Gray code
Chap ii.BCD code,Gray code
 
2-bit comparator
2-bit comparator2-bit comparator
2-bit comparator
 
Data representation
Data representationData representation
Data representation
 
Binary codes
Binary codesBinary codes
Binary codes
 

Ähnlich wie Unit 4 combinational circuit

I semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptxI semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptxMayank Pandey
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).pptThanmayiKumar
 
Combinational and sequential logic
Combinational and sequential logicCombinational and sequential logic
Combinational and sequential logicDeepak John
 
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptxDLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptxSaveraAyub2
 
18CSC203J_COA_Unit 2 final.pptx
18CSC203J_COA_Unit 2 final.pptx18CSC203J_COA_Unit 2 final.pptx
18CSC203J_COA_Unit 2 final.pptxtakix43466
 
UNIT - II.pptx
UNIT - II.pptxUNIT - II.pptx
UNIT - II.pptxamudhak10
 
Digital Comprator
Digital CompratorDigital Comprator
Digital Compratorsuraj829
 
Unit 3 combinational circuits
Unit 3  combinational circuitsUnit 3  combinational circuits
Unit 3 combinational circuitsAmrutaMehata
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuitsBindu Madhavi
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuitsBindu Madhavi
 
CDS Fundamentals of digital communication system UNIT 1 AND 2.pdf
CDS Fundamentals of digital communication system UNIT 1 AND 2.pdfCDS Fundamentals of digital communication system UNIT 1 AND 2.pdf
CDS Fundamentals of digital communication system UNIT 1 AND 2.pdfshubhangisonawane6
 
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECEDigital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECESeshaVidhyaS
 

Ähnlich wie Unit 4 combinational circuit (20)

I semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptxI semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptx
 
DLD Chapter-4.pdf
DLD Chapter-4.pdfDLD Chapter-4.pdf
DLD Chapter-4.pdf
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
 
Combinational and sequential logic
Combinational and sequential logicCombinational and sequential logic
Combinational and sequential logic
 
DCF-Combinational circuit
DCF-Combinational circuitDCF-Combinational circuit
DCF-Combinational circuit
 
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptxDLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
 
Lecturer mid.ppt
Lecturer mid.pptLecturer mid.ppt
Lecturer mid.ppt
 
18CSC203J_COA_Unit 2 final.pptx
18CSC203J_COA_Unit 2 final.pptx18CSC203J_COA_Unit 2 final.pptx
18CSC203J_COA_Unit 2 final.pptx
 
UNIT - II.pptx
UNIT - II.pptxUNIT - II.pptx
UNIT - II.pptx
 
Digital Comprator
Digital CompratorDigital Comprator
Digital Comprator
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
 
Unit 3 combinational circuits
Unit 3  combinational circuitsUnit 3  combinational circuits
Unit 3 combinational circuits
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
CDS Fundamentals of digital communication system UNIT 1 AND 2.pdf
CDS Fundamentals of digital communication system UNIT 1 AND 2.pdfCDS Fundamentals of digital communication system UNIT 1 AND 2.pdf
CDS Fundamentals of digital communication system UNIT 1 AND 2.pdf
 
The decoder
The decoderThe decoder
The decoder
 
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECEDigital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
 
Logic gates
Logic gatesLogic gates
Logic gates
 

Mehr von Kalai Selvi

cloud services and providers
cloud services and providerscloud services and providers
cloud services and providersKalai Selvi
 
cloud concepts and technologies
cloud concepts and technologiescloud concepts and technologies
cloud concepts and technologiesKalai Selvi
 
I Semester-Unit 3 Boolean Algebra.pptx
I Semester-Unit 3 Boolean Algebra.pptxI Semester-Unit 3 Boolean Algebra.pptx
I Semester-Unit 3 Boolean Algebra.pptxKalai Selvi
 
I semester-SOP-POS expressions.pptx
I semester-SOP-POS expressions.pptxI semester-SOP-POS expressions.pptx
I semester-SOP-POS expressions.pptxKalai Selvi
 
I Semester-Unit 3 Boolean Algebra.pptx
I Semester-Unit 3 Boolean Algebra.pptxI Semester-Unit 3 Boolean Algebra.pptx
I Semester-Unit 3 Boolean Algebra.pptxKalai Selvi
 
Multimedia Authoring Tools.ppt
Multimedia Authoring Tools.pptMultimedia Authoring Tools.ppt
Multimedia Authoring Tools.pptKalai Selvi
 
Process of Making Multimedia.ppt
Process of Making Multimedia.pptProcess of Making Multimedia.ppt
Process of Making Multimedia.pptKalai Selvi
 
Unit3 inheritance
Unit3 inheritanceUnit3 inheritance
Unit3 inheritanceKalai Selvi
 
Unit3 packages &amp; interfaces
Unit3 packages &amp; interfacesUnit3 packages &amp; interfaces
Unit3 packages &amp; interfacesKalai Selvi
 
Introduction to Artificial Intelligence
Introduction to Artificial IntelligenceIntroduction to Artificial Intelligence
Introduction to Artificial IntelligenceKalai Selvi
 
Searching techniques in AI
Searching techniques in AISearching techniques in AI
Searching techniques in AIKalai Selvi
 
Introduction to Artificial Intelligence
Introduction to Artificial IntelligenceIntroduction to Artificial Intelligence
Introduction to Artificial IntelligenceKalai Selvi
 
Introduction to java
Introduction to  javaIntroduction to  java
Introduction to javaKalai Selvi
 
AWT controls, Listeners
AWT controls, ListenersAWT controls, Listeners
AWT controls, ListenersKalai Selvi
 
AWT controls, Listeners
AWT controls, ListenersAWT controls, Listeners
AWT controls, ListenersKalai Selvi
 
Unit 3 file management
Unit 3 file managementUnit 3 file management
Unit 3 file managementKalai Selvi
 
Unit 3 chapter 1-file management
Unit 3 chapter 1-file managementUnit 3 chapter 1-file management
Unit 3 chapter 1-file managementKalai Selvi
 

Mehr von Kalai Selvi (20)

cloud services and providers
cloud services and providerscloud services and providers
cloud services and providers
 
cloud concepts and technologies
cloud concepts and technologiescloud concepts and technologies
cloud concepts and technologies
 
cloud computing
cloud computingcloud computing
cloud computing
 
I Semester-Unit 3 Boolean Algebra.pptx
I Semester-Unit 3 Boolean Algebra.pptxI Semester-Unit 3 Boolean Algebra.pptx
I Semester-Unit 3 Boolean Algebra.pptx
 
I semester-SOP-POS expressions.pptx
I semester-SOP-POS expressions.pptxI semester-SOP-POS expressions.pptx
I semester-SOP-POS expressions.pptx
 
I Semester-Unit 3 Boolean Algebra.pptx
I Semester-Unit 3 Boolean Algebra.pptxI Semester-Unit 3 Boolean Algebra.pptx
I Semester-Unit 3 Boolean Algebra.pptx
 
Multimedia Authoring Tools.ppt
Multimedia Authoring Tools.pptMultimedia Authoring Tools.ppt
Multimedia Authoring Tools.ppt
 
Process of Making Multimedia.ppt
Process of Making Multimedia.pptProcess of Making Multimedia.ppt
Process of Making Multimedia.ppt
 
Unit3 inheritance
Unit3 inheritanceUnit3 inheritance
Unit3 inheritance
 
Unit3 packages &amp; interfaces
Unit3 packages &amp; interfacesUnit3 packages &amp; interfaces
Unit3 packages &amp; interfaces
 
Introduction to Artificial Intelligence
Introduction to Artificial IntelligenceIntroduction to Artificial Intelligence
Introduction to Artificial Intelligence
 
Searching techniques in AI
Searching techniques in AISearching techniques in AI
Searching techniques in AI
 
Introduction to Artificial Intelligence
Introduction to Artificial IntelligenceIntroduction to Artificial Intelligence
Introduction to Artificial Intelligence
 
Introduction to java
Introduction to  javaIntroduction to  java
Introduction to java
 
AWT controls, Listeners
AWT controls, ListenersAWT controls, Listeners
AWT controls, Listeners
 
AWT controls, Listeners
AWT controls, ListenersAWT controls, Listeners
AWT controls, Listeners
 
Unit 1 part 2
Unit 1  part 2Unit 1  part 2
Unit 1 part 2
 
Unit 1 part 1
Unit 1   part 1Unit 1   part 1
Unit 1 part 1
 
Unit 3 file management
Unit 3 file managementUnit 3 file management
Unit 3 file management
 
Unit 3 chapter 1-file management
Unit 3 chapter 1-file managementUnit 3 chapter 1-file management
Unit 3 chapter 1-file management
 

Kürzlich hochgeladen

1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdfQucHHunhnh
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfsanyamsingh5019
 
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptxContemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptxRoyAbrique
 
mini mental status format.docx
mini    mental       status     format.docxmini    mental       status     format.docx
mini mental status format.docxPoojaSen20
 
Separation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesSeparation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesFatimaKhan178732
 
Mastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionMastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionSafetyChain Software
 
Industrial Policy - 1948, 1956, 1973, 1977, 1980, 1991
Industrial Policy - 1948, 1956, 1973, 1977, 1980, 1991Industrial Policy - 1948, 1956, 1973, 1977, 1980, 1991
Industrial Policy - 1948, 1956, 1973, 1977, 1980, 1991RKavithamani
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdfQucHHunhnh
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104misteraugie
 
How to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptxHow to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptxmanuelaromero2013
 
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdfssuser54595a
 
Employee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxEmployee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxNirmalaLoungPoorunde1
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)eniolaolutunde
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...EduSkills OECD
 
Interactive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationInteractive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationnomboosow
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Sapana Sha
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeThiyagu K
 

Kürzlich hochgeladen (20)

1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdf
 
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptxContemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
 
Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1
 
mini mental status format.docx
mini    mental       status     format.docxmini    mental       status     format.docx
mini mental status format.docx
 
Separation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesSeparation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and Actinides
 
Mastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionMastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory Inspection
 
Industrial Policy - 1948, 1956, 1973, 1977, 1980, 1991
Industrial Policy - 1948, 1956, 1973, 1977, 1980, 1991Industrial Policy - 1948, 1956, 1973, 1977, 1980, 1991
Industrial Policy - 1948, 1956, 1973, 1977, 1980, 1991
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104
 
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
 
How to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptxHow to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptx
 
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
 
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
 
Employee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxEmployee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptx
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
 
Interactive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationInteractive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communication
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 

Unit 4 combinational circuit

  • 1. DIGITAL ELECTRONICS Unit 4-Combinational circuit Dr.K.Kalaiselvi Dept of Computer Science Kristu Jayanti college Bangalore
  • 2. Combinational Logic  Logic circuits for digital systems may be combinational or sequential.  A combinational circuit consists of input variables, logic gates, and output variables. 2
  • 3.
  • 4.
  • 5.
  • 6. IMPLEMENTING LOGIC CIRCUIT FROM TRUTH TABLE
  • 7. TYPES OF COMBINATIONAL CIRCUITS  ARITHMETIC CIRCUITS HALF/FULL ADDER HALF/FULL SUBTRACTOR BINARY PARALLEL ADDER ADDER-SUBTRACTOR BCD ADDER  MAGNITUDE COMPARTOR  CODE CONVERSION CIRCUITS  ENCODER  DECODER  DATA SELECTION CIRCUITS MULTIPLEXER DEMULTIPLEXER  PARITY GENERATORS/ CHECKERS
  • 8.
  • 9.
  • 11. Full adder Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C-IN. The output carry is designated as C- OUT and the normal output is designated as S which is SUM. A full adder logic is designed in such a manner that can take eight inputs together to create a byte-wide adder and cascade the carry bit from one adder to the another. Block Diagram
  • 12. Truth table Sum = A⊕B⊕CIN Cout= A’BCin + A’Bcin+ABCin’+ABCin Cin(A’B+AB’) +AB(Cin+Cin’) Cin(A’B+AB’) + AB Cin(A ⊕B) + AB
  • 13. Full adder using logic gates
  • 14. Full adder using NAND gates
  • 15. Half subtractor Block diagram: Truth Table: Expression : Difference = A XOR B Borrow = A’B Half subtractor is used to perform two binary digits subtraction
  • 16. Half subtractor using NAND gates
  • 17. Full subtractor A full subtractor is a combinational circuit that performs subtraction of two bits, one is minuend and other is subtrahend, taking into account borrow of the previous adjacent lower minuend bit. This circuit has three inputs and two outputs. Block Diagram: Truth Table
  • 18. Logical expression for difference – Logical expression for Difference- D = A’B’Bin + A’BBin’ + AB’Bin’ + ABBin = Bin(A’B’ + AB) + Bin’(AB’ + A’B) = Bin( A XNOR B) + Bin’(A XOR B) = Bin (A XOR B)’ + Bin’(A XOR B) = Bin XOR (A XOR B) = (A XOR B) XOR Bin
  • 19. Logical expression for borrow – Bout = A’B’Bin + A’BBin’ + A’BBin + ABBin = A’B’Bin +A’BBin’ + A’BBin + A’BBin + A’BBin + ABBin = A’Bin(B + B’) + A’B(Bin + Bin’) + BBin(A + A’) = A’Bin + A’B + Bbin Bout = A’B’Bin + A’BBin’ + A’BBin + ABBin = Bin(AB + A’B’) + A’B(Bin + Bin’) = Bin( A XNOR B) + A’B = Bin (A XOR B)’ + A’B
  • 21. 4-bit parallel binary adder  A n bit parallel adder requires n full adders to perform the operation.
  • 23. 4 bit parallel binary adder circuit
  • 24. Carry methods in parallel adder o Ripple carry adder A ripple carry adder is a logic circuit in which the carry-out of each full adder is the carry in of the succeeding next most significant full adder. It is called a ripple carry adder because each carry bit gets rippled into the next stage. o Carry look-ahead adder Carry Look –ahead (CLA) adder: speeds up addition process by eliminating ripple carry delay. This adder anticipates the output carry of each stage and based on the input bits of each stage , produces the output carry by either carry-generation or carry – propogation.
  • 25. ADDER-SUBTRACTOR CIRCUIT A circuit which performs both addition and subtraction. Sub/add M=0 for addition M=1 for subtractio n For addition: 2nd number is in TRUE form. For Subtraction: 2nd number is in 2’s complement
  • 26. Pin diagram for adder-subtractor circuit
  • 27. BCD Adder  BCD adder is an arithmetic unit which performs operations of numbers that are stored in BCD form.  has ability to add 4-bit representations of decimal digits.  BCD adder adds the augend, addend and the carry-in , then produces sum and carry out  Constructed using full adders , AND ,OR gates  Has only 4 augend bits, can have only 10 outputs (0000 to 1001) (0 to 9)  Sums greater than 9 (1010,1011,1100,1101,1110 and 1111) 6 outputs have to be corrected.  The numbers 1010 to 1111 can be avoided by adding the bit pattern 0110 ( decimal 6)
  • 28. examples Input : A = 0111 B = 1000 Output : Y = 1 0101 Explanation: We are adding A(=7) and B(=8). The value of binary sum will be 1111(=15). But, the BCD sum will be 1 0101, where 1 is 0001 in binary and 5 is 0101 in binary. Input : A = 0101 B = 1001 Output : Y = 1 0100 Explanation: We are adding A(=5) and B(=9). The value of binary sum will be 1110(=14). But, the BCD sum will be 1 0100, where 1 is 0001 in binary and 4 is 0100 in binary.
  • 29.
  • 30. Magnitude Comparator A magnitude digital Comparator is a combinational circuit that compares two digital or binary numbers in order to find out whether one binary number is equal, less than or greater than the other binary number. We logically design a circuit for which we will have two inputs one for A and other for B and have three output terminals, one for A > B condition, one for A = B condition and one for A < B condition.
  • 31.  A comparator used to compare two bits is called a single bit comparator. It consists of two inputs each for two single bit numbers and three outputs to generate less than, equal to and greater than between two binary numbers.  The truth table for a 1-bit comparator is given below: From the above truth table logical expressions for each output can be expressed as follows: A>B: AB' A<B: A'B A=B: A'B' + AB 1-Bit Magnitude Comparator
  • 32. Circuit for magnitude comparator  Try for 2 bit comparator  Truth table  Circuit
  • 33.
  • 34.
  • 35. Code convertor circuits A code is a set of bits arranged in a unique pattern that is used to represent specified information. A code converter is a circuit used to convert one form of coded information into another coded form Types: 1. Encoder 2. Decoder
  • 36. Encoder circuit It is a logic circuit that performs the encoding function. Converts information such as a decimal number or an alphabetic character into some coded form. Example Decimal to BCD encoder
  • 37. An Encoder is a combinational circuit that performs the reverse operation of Decoder.It has maximum of 2^n input lines and ‘n’ output lines, hence it encodes the information from 2^n inputs into an n-bit code. It will produce a binary code equivalent to the input, which is active High. Therefore, the encoder encodes 2^n input lines with ‘n’ bits.
  • 38. 4 : 2 Encoder  The 4 to 2 Encoder consists of four inputs Y3, Y2, Y1 & Y0 and two outputs A1 & A0. At any time, only one of these 4 inputs can be ‘1’ in order to get the respective binary code at the output. The figure below shows the logic symbol of 4 to 2 encoder :
  • 39. The Truth table of 4 to 2 encoder Logical expression for A1 and A0 : A1 = Y3 + Y2 A0 = Y3 + Y1
  • 40.
  • 41. Decimal to BCD Encoder The decimal to binary encoder usually consists of 10 input lines and 4 output lines. Each input line corresponds to the each decimal digit and 4 outputs correspond to the BCD code. This encoder accepts the decoded decimal data as an input and encodes it to the BCD output which is available on the output lines. The figure below shows the logic symbol of decimal to BCD encoder :
  • 42.
  • 43. Logical expression for A3, A2, A1 and A0 : A3 = Y9 + Y8 A2 = Y7 + Y6 + Y5 +Y4 A1 = Y7 + Y6 + Y3 +Y2 A0 = Y9 + Y7 +Y5 +Y3 + Y1