SlideShare ist ein Scribd-Unternehmen logo
1 von 4
Downloaden Sie, um offline zu lesen
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE)
e-ISSN: 2278-1676,p-ISSN: 2320-3331, Volume 8, Issue 4 (Nov. - Dec. 2013), PP 39-42
www.iosrjournals.org
www.iosrjournals.org 39 | Page
Design of Speed Optimized Analog to Digital Converter using
VHDL
Kondamudi Kishore Babu1
, B.Raghavaiah 2
1
PG Student (M. Tech), Dept. of ECE, Chirala Engineering College, Chirala., A.P, India.
2
Associate Professor, Dept. of ECE, Chirala Engineering College, Chirala., A.P, India.
Abstract: An analog-to-digital converter (abbreviated ADC, A/D or A to D) is a device that converts a
continuous quantity to a discrete time digital representation. An ADC may also provide an isolated
measurement. The reverse operation is performed by a digital-to-analog converter (DAC). Typically, an ADC is
an electronic device that converts an input analog voltage or current to a digital number proportional to the
magnitude of the voltage or current. However, some non-electronic or only partially electronic devices, such as
rotary encoders, can also be considered ADCs.
In order to increase the flexibility of control for ADC, a new control method for ADC based on FPGA is
proposed in this paper. A state transition diagram can be drawn according to the timing diagram of ADC, the
design is implemented using Very High-speed Integrated Circuit Hardware Description Language (VHDL). The
operations of ADC are simulated using the modelsim tool and ADC design is synthesized using Xilinx tool.
I. Introduction
In general converter especially telecommunication converter is used for converting a signal from one frequency
to another or it is a device for changing one substance or form or state into another or telecommunications
systems used in transmitting messages over a distance electronically.
Here we have many converters mainly we see only
• Analog to Digital Converter
• Digital to Analog Converter
• Successive Analog to Digital Converter
A signal as referred to in communication systems, signal processing, and electrical engineering "is a
function that conveys information about the behavior or attributes of some phenomenon". In the physical world,
any quantity exhibiting variation in time or variation in space (such as an image) is potentially a signal that
might provide information on the status of a physical system, or convey a message between observers, among
other possibilities. The IEEE Transactions on Signal Processing elaborates upon the term "signal" as follows
The term "signal" includes, among others, audio, video, speech, image, communication, geophysical, sonar,
radar, medical and musical signals.Other examples of signals are the output of a thermocouple, which conveys
temperature information, and the output of a pH meter which conveys acidity information. Typically, signals are
often provided by asensor, and often the original form of a signal is converted to another form of energy using a
transducer. For example, a microphone converts an acoustic signal to a voltage waveform, and a speaker does
the reverse.
The formal study of the information content of signals is the field of information theory. The
information in a signal is usually accompanied by noise. The term noise usually means an undesirable random
disturbance, but is often extended to include unwanted signals conflicting with the desired signal (such as
crosstalk). The prevention of noise is covered in part under the heading of signal integrity. The separation of
desired signals from a background is the field of signal recovery, one branch of which is estimation theory, a
probabilistic approach to suppressing random disturbances.
Engineering disciplines such as electrical engineering have led the way in the design, study, and
implementation of systems involving transmission, storage, and manipulation of information. In the latter half of
the 20th century, electrical engineering itself separated into several disciplines, specializing in the design and
analysis of systems that manipulate physical signals; electronic engineering and computer engineering as
examples; while design engineering developed to deal with functional design of man–machine interfaces.
An analog or analogue signal is any continuous signal for which the time varying feature (variable) of the signal
is a representation of some other time varying quantity, i.e., analogous to another time varying signal.
Design of Speed Optimized Analog to Digital Converter using VHDL
www.iosrjournals.org 40 | Page
Figure 1 Example of an Analog Signal
For example, in an analog audio signal, the instantaneous voltage of the signal varies continuously with
the pressure of the sound waves. It differs from a digital signal, in which a continuous quantity is represented by
a discrete function which can only take on one of a finite number of values. The term analog signal usually
refers to electrical signals; however, mechanical, pneumatic, hydraulic, and other systems may also convey
analog signals.
Any information may be conveyed by an analog signal; often such a signal is a measured response to
changes in physical phenomena, such as sound, light, temperature, position, or pressure. The physical variable is
converted to an analog signal by a transducer. For example, in sound recording, fluctuations in air pressure (that
is to say, sound) strike the diaphragm of a microphone which induces corresponding fluctuations in the current
produced by a coil in an electromagnetic microphone, or the voltage produced by a condenser microphone. The
voltage or the current is said to be an "analog" of the sound.
A digital signal is a physical signal that is a representation of a sequence of discrete values (a quantified
discrete-time signal), for example of an arbitrary bit stream, or of a digitized (sampled and analog-to-digital
converted) analog signal. The term digital signal can refer to either of the following:
• any continuous-time waveform signal used in digital communication, representing a bit stream or other
sequence of discrete values
• a pulse train signal that switches between a discrete number of voltage levels or levels of light intensity, also
known as a line coded signal or baseband transmission, for example a signal found in digital electronics or in
serial communications, or a pulse code modulation (PCM) representation of a digitized analog signal.
Figure 2 An example of a Digital Signal
A signal that is generated by means of a digital modulation method (digital passband transmission), to be
transferred between modems, is in the first case considered as a digital signal, and in the second case as
converted to an analog signal.
II. Analog to Digital Converter
An ADC is defined by its bandwidth (the range of frequencies it can measure) and its signal to noise
ratio (how accurately it can measure a signal relative to the noise it introduces). The actual bandwidth of an
ADC is characterized primarily by its sampling rate, and to a lesser extent by how it handles errors such as
aliasing. The dynamic range of an ADC is influenced by many factors, including the resolution (the number of
output levels it can quantize a signal to), linearity and accuracy (how well the quantization levels match the true
analog signal) and jitter (small timing errors that introduce additional noise). The dynamic range of an ADC is
often summarized in terms of its effective number of bits (ENOB), the number of bits of each measure it returns
that are on average not noise.
An ideal ADC has an ENOB equal to its resolution. ADCs are chosen to match the bandwidth and
required signal to noise ratio of the signal to be quantized. If an ADC operates at a sampling rate greater than
twice the bandwidth of the signal, then perfect reconstruction is possible given an ideal ADC and neglecting
quantization error. The presence of quantization error limits the dynamic range of even an ideal ADC, however,
if the dynamic range of the ADC exceeds that of the input signal, its effects may be neglected resulting in an
essentially perfect digital representation of the input signal.
Design of Speed Optimized Analog to Digital Converter using VHDL
www.iosrjournals.org 41 | Page
Figure 3 Block diagram of ADC
Analog Switch:
Analog Switches TI’s analog switches are designed to pass (or isolate) analog signals (both voltage and
current) and support analog applications such as audio and video data transmission. TI analog switches are
available in a wide range of voltages (from 0.8 to 12 V), support fast data throughput (up to 2-GHz bandwidth)
and offer low on-resistance and input capacitance for Decreased signal distortion and insertion loss. TI analog
switches are available in the TI Switch (TS) technology family. The TS product family encompasses a variety of
analog switches with different ON resistances, bandwidth, charge injection, and total harmonic distortion to
target any application.
III. Application of an ADC
SAR Architecture
Successive approximation employs a binary search algorithm in a feedback loop including a 1 bit A/D
converter. The Fig. 3 illustrates this architecture which consists of a front end track & hold circuit, comparator,
DAC and SAR logic. SAR logic is basically a shift register combined with decision logic and decision register.
The pointer points to the last bit changed in the decision register and the data stored in this register is the result
of all comparisons performed during conversion period. During binary search, the circuit halves the difference
between the sampled signal ( VIN ) and DAC output (VDAC ). The conversion first sets MSB as 1 so that the
DAC produces midscale at analog output.
The comparator is then strobed to determine the polarity of VIN VDAC. The pointer and the decision
logic direct to logical output of the comparator to the MSB. If VIN >VDAC , the MSB of the register is
maintained at 1 or else set to 0. Subsequently the pointer is set to choose the bit penultimate to MSB as 1. After
the DAC output has settled to its new value, the comparator is strobed once again and the above sequence is
repeated.
Figure 4 Block diagram of SAR ADC & DAC Output Waveform
For a resolution of M bits, the successive approximation architecture is at least Mtimes slower than the full-flash
configurations, but it offers several advantages.
• The comparator offset voltage does not affect the overall linearity of the converter because it can be
represented as a voltage source in series with Sample & hold output, indicating that offset voltage simply adds
to analog input and hence appears as an offset in the overall characteristics. Consequently the comparator can be
designed for high speed operation in high resolution systems.
• This architecture does not require an explicit subtractor which is an important advantage for high
resolution applications
• The circuit complexity and power dissipation are in general less than that of the other architectures.
If the Sample & hold circuit provides the required linearity, speed and comparator input referred noise is small
enough, and then the converter‟s performance depends primarily on the DAC. In particular differential and
integral non linearities of the converter are given by those of the DAC, and the maximum conversion rate is
limited by its output settling time. In the first conversion cycle, the DAC output must settle to maximum
resolution of the system so that the comparator determines the MSB correctly.
If the clock period is constant, the following conversion cycles will be as long as the first one, implying that the
conversion rate is constrained by the speed of the DAC.
Design of Speed Optimized Analog to Digital Converter using VHDL
www.iosrjournals.org 42 | Page
Track & Hold
A sample-and-hold (S/H) or track-and-hold (T/H) circuit is frequently required to capture rapidly
varying signals for subsequent processing by slower circuitry. The function of the S/H circuit is to
track/sample the analog input signal and to hold that value while subsequent circuitry digitizes it. Although an
S/H refers to a device which spends an infinitesimal time acquiring signals and a T/H refers to a device which
spends a finite time in this mode, common practice will be followed and the two terms will be used
interchangeably throughout this discussion as will the terms sample and track.
The function of a track-and-hold circuit is to buffer its input signal accurately during track mode
providing at its output a signal which is linearly proportional to the input, and to maintain a constant output level
during hold mode equal to the T/H output value at the instant it was strobed from track to hold by an external
clock signal. Fig. 4 shows the waveforms of a practical sample-and-hold circuit.
Figure 5 ADC Simulation Waveform
IV. Conclusions
Xilinx and Modelsim softwares includes a simulator which can be used to simulate the behavior and
performance of circuits designed for implementation in programmable logic devices. The simulator allows the
user to apply test vectors as inputs to the designed circuit and to observe the outputs generated in response. In
addition to being able to observe the simulated values on the I/O pins of the circuit, it is also possible to probe
the internal nodes in the circuit. The simulator makes use of the Waveform Editor, which makes it easy to
represent the desired signals as waveforms. According to the results of simulation, a new control method for
ADC is achieved. Advantages of this new method are simple programming method for high Clock frequency.
Acknowledgements
The authors would like to thank the anonymous reviewers for their comments which were very helpful
in improving the quality and presentation of this paper.
References:
[1] Petouris M (Petouris, M.), Kalantzopoulos A (Kalantzopoulos, A.),Zigouris E (Zigouris, E.), “An FPGA-based Digital Camera
System Controlled from an LCD Touch Panel” INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS,
pp. 241- 244, 2009.
[2] El-Medany, W.M. ; Hussain, M.R, “A FPGA-based advanced real traffic light controller system design” 007 4th IEEE Workshop
on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, IDAACS, pp. 100-105, 2007.
[3] Guo, Jianmin, Zhang, Ke, Kong, Ming, Li, Wenhong, “Novel ADC architecture for digital voltage regulator module controllers,”
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, v 27, n 12, p 2112-2117,December 2006
[4] Hussein, Aziza I. ,Gruenbacher, Don M.; Ibrahim, Noureddin M , “Design and verification techniques used in a graduate level
VHDLcourse,” Proceedings - Frontiers in Education Conference, v 2, p 13a4-28 - 13a4-31, 1999.
Authors Profile:
Kondamudi Kishore Babu is Pursuing his M. Tech from Chirala Engineering College, Chirala in
the department of Electronics & Communications Engineering (ECE) with specialization in VLSI
& Embedded systems.
B.RAGHAVAIAH is working as an Associate Professor in the department of Electronics &
Communication Engineering in Chirala Engineering College, Chirala. He has completed masters
from JNTUK. He has over 8 years of teaching experience.

Weitere ähnliche Inhalte

Was ist angesagt?

Encoding and Decoding
Encoding and DecodingEncoding and Decoding
Encoding and Decodingmrhaken
 
adc dac converter
adc dac converteradc dac converter
adc dac converterGaurav Rai
 
Analog Vs Digital Signals
Analog Vs Digital SignalsAnalog Vs Digital Signals
Analog Vs Digital Signalssajjad1996
 
Analogue to digital conversion
Analogue to digital conversionAnalogue to digital conversion
Analogue to digital conversionsimonandisa
 
The analog to digital conversion process
The analog to digital conversion processThe analog to digital conversion process
The analog to digital conversion processDJNila
 
Analog and digital signal system : digital logic
Analog and digital signal system : digital logicAnalog and digital signal system : digital logic
Analog and digital signal system : digital logicSatya P. Joshi
 
ADC 4 bit using HSIPCE
ADC 4 bit using HSIPCEADC 4 bit using HSIPCE
ADC 4 bit using HSIPCEVN Trần
 
Analog digitalsignals
Analog digitalsignalsAnalog digitalsignals
Analog digitalsignalsrofldork
 
Adc and dac
Adc and dacAdc and dac
Adc and dacboarddk1
 
Design & implementation of 3 bit flash adc in 0.18µm cmos
Design & implementation of 3 bit flash adc in 0.18µm cmosDesign & implementation of 3 bit flash adc in 0.18µm cmos
Design & implementation of 3 bit flash adc in 0.18µm cmosIAEME Publication
 
Elements of digital communication
Elements of digital communicationElements of digital communication
Elements of digital communicationAL- AMIN
 

Was ist angesagt? (20)

K045076266
K045076266K045076266
K045076266
 
Encoding and Decoding
Encoding and DecodingEncoding and Decoding
Encoding and Decoding
 
Lica 7th chapter slides
Lica 7th chapter slidesLica 7th chapter slides
Lica 7th chapter slides
 
adc dac converter
adc dac converteradc dac converter
adc dac converter
 
ADC & DAC
ADC & DACADC & DAC
ADC & DAC
 
Analog Vs Digital Signals
Analog Vs Digital SignalsAnalog Vs Digital Signals
Analog Vs Digital Signals
 
Analogue to digital conversion
Analogue to digital conversionAnalogue to digital conversion
Analogue to digital conversion
 
ADC
ADCADC
ADC
 
The analog to digital conversion process
The analog to digital conversion processThe analog to digital conversion process
The analog to digital conversion process
 
Lec2
Lec2Lec2
Lec2
 
Analog and digital signal system : digital logic
Analog and digital signal system : digital logicAnalog and digital signal system : digital logic
Analog and digital signal system : digital logic
 
ADC 4 bit using HSIPCE
ADC 4 bit using HSIPCEADC 4 bit using HSIPCE
ADC 4 bit using HSIPCE
 
Lecture 18 (5)
Lecture 18 (5)Lecture 18 (5)
Lecture 18 (5)
 
Fc36951956
Fc36951956Fc36951956
Fc36951956
 
Analog digitalsignals
Analog digitalsignalsAnalog digitalsignals
Analog digitalsignals
 
Adc and dac
Adc and dacAdc and dac
Adc and dac
 
Design & implementation of 3 bit flash adc in 0.18µm cmos
Design & implementation of 3 bit flash adc in 0.18µm cmosDesign & implementation of 3 bit flash adc in 0.18µm cmos
Design & implementation of 3 bit flash adc in 0.18µm cmos
 
Elements of digital communication
Elements of digital communicationElements of digital communication
Elements of digital communication
 
Microprocesser
MicroprocesserMicroprocesser
Microprocesser
 
3BITFLASHADC
3BITFLASHADC3BITFLASHADC
3BITFLASHADC
 

Andere mochten auch

Digital filter design using VHDL
Digital filter design using VHDLDigital filter design using VHDL
Digital filter design using VHDLArko Das
 
Incidence of Methicillin-Resistant Staphylococcus aureus (MRSA) In a Small Po...
Incidence of Methicillin-Resistant Staphylococcus aureus (MRSA) In a Small Po...Incidence of Methicillin-Resistant Staphylococcus aureus (MRSA) In a Small Po...
Incidence of Methicillin-Resistant Staphylococcus aureus (MRSA) In a Small Po...IOSR Journals
 
Issues in Sentiment analysis
Issues in Sentiment analysisIssues in Sentiment analysis
Issues in Sentiment analysisIOSR Journals
 
Fuzzy Bitopological Ideals Spaces
Fuzzy Bitopological Ideals SpacesFuzzy Bitopological Ideals Spaces
Fuzzy Bitopological Ideals SpacesIOSR Journals
 
C-Worm Traffic Detection using Power Spectral Density and Spectral Flatness ...
C-Worm Traffic Detection using Power Spectral Density and  Spectral Flatness ...C-Worm Traffic Detection using Power Spectral Density and  Spectral Flatness ...
C-Worm Traffic Detection using Power Spectral Density and Spectral Flatness ...IOSR Journals
 
A Novel Approach for Tracking with Implicit Video Shot Detection
A Novel Approach for Tracking with Implicit Video Shot DetectionA Novel Approach for Tracking with Implicit Video Shot Detection
A Novel Approach for Tracking with Implicit Video Shot DetectionIOSR Journals
 
A Critical Review of the Nigerian Energy Scenario
A Critical Review of the Nigerian Energy ScenarioA Critical Review of the Nigerian Energy Scenario
A Critical Review of the Nigerian Energy ScenarioIOSR Journals
 
Malwise-Malware Classification and Variant Extraction
Malwise-Malware Classification and Variant ExtractionMalwise-Malware Classification and Variant Extraction
Malwise-Malware Classification and Variant ExtractionIOSR Journals
 
DTADA: Distributed Trusted Agent Based Detection Approach For Doline And Sen...
DTADA: Distributed Trusted Agent Based Detection Approach  For Doline And Sen...DTADA: Distributed Trusted Agent Based Detection Approach  For Doline And Sen...
DTADA: Distributed Trusted Agent Based Detection Approach For Doline And Sen...IOSR Journals
 
Investigation on Using Fractal Geometry for Classification of Partial Dischar...
Investigation on Using Fractal Geometry for Classification of Partial Dischar...Investigation on Using Fractal Geometry for Classification of Partial Dischar...
Investigation on Using Fractal Geometry for Classification of Partial Dischar...IOSR Journals
 
Survey of different Web Application Attacks & Its Preventive Measures
Survey of different Web Application Attacks & Its Preventive MeasuresSurvey of different Web Application Attacks & Its Preventive Measures
Survey of different Web Application Attacks & Its Preventive MeasuresIOSR Journals
 
Luminescence of Cesium Thiocyanate (CsSCN) doped with Eu2+ (CsSCN:Eu2+)
Luminescence of Cesium Thiocyanate (CsSCN) doped with Eu2+ (CsSCN:Eu2+)Luminescence of Cesium Thiocyanate (CsSCN) doped with Eu2+ (CsSCN:Eu2+)
Luminescence of Cesium Thiocyanate (CsSCN) doped with Eu2+ (CsSCN:Eu2+)IOSR Journals
 
An Overview of Harmonic Sources in Power System
An Overview of Harmonic Sources in Power SystemAn Overview of Harmonic Sources in Power System
An Overview of Harmonic Sources in Power SystemIOSR Journals
 

Andere mochten auch (20)

Digital filter design using VHDL
Digital filter design using VHDLDigital filter design using VHDL
Digital filter design using VHDL
 
Incidence of Methicillin-Resistant Staphylococcus aureus (MRSA) In a Small Po...
Incidence of Methicillin-Resistant Staphylococcus aureus (MRSA) In a Small Po...Incidence of Methicillin-Resistant Staphylococcus aureus (MRSA) In a Small Po...
Incidence of Methicillin-Resistant Staphylococcus aureus (MRSA) In a Small Po...
 
Issues in Sentiment analysis
Issues in Sentiment analysisIssues in Sentiment analysis
Issues in Sentiment analysis
 
Fuzzy Bitopological Ideals Spaces
Fuzzy Bitopological Ideals SpacesFuzzy Bitopological Ideals Spaces
Fuzzy Bitopological Ideals Spaces
 
C-Worm Traffic Detection using Power Spectral Density and Spectral Flatness ...
C-Worm Traffic Detection using Power Spectral Density and  Spectral Flatness ...C-Worm Traffic Detection using Power Spectral Density and  Spectral Flatness ...
C-Worm Traffic Detection using Power Spectral Density and Spectral Flatness ...
 
B0510916
B0510916B0510916
B0510916
 
Physical education 2
Physical education 2Physical education 2
Physical education 2
 
A Novel Approach for Tracking with Implicit Video Shot Detection
A Novel Approach for Tracking with Implicit Video Shot DetectionA Novel Approach for Tracking with Implicit Video Shot Detection
A Novel Approach for Tracking with Implicit Video Shot Detection
 
M0566672
M0566672M0566672
M0566672
 
J0555562
J0555562J0555562
J0555562
 
A Critical Review of the Nigerian Energy Scenario
A Critical Review of the Nigerian Energy ScenarioA Critical Review of the Nigerian Energy Scenario
A Critical Review of the Nigerian Energy Scenario
 
H0425066
H0425066H0425066
H0425066
 
Malwise-Malware Classification and Variant Extraction
Malwise-Malware Classification and Variant ExtractionMalwise-Malware Classification and Variant Extraction
Malwise-Malware Classification and Variant Extraction
 
DTADA: Distributed Trusted Agent Based Detection Approach For Doline And Sen...
DTADA: Distributed Trusted Agent Based Detection Approach  For Doline And Sen...DTADA: Distributed Trusted Agent Based Detection Approach  For Doline And Sen...
DTADA: Distributed Trusted Agent Based Detection Approach For Doline And Sen...
 
A0350107
A0350107A0350107
A0350107
 
Investigation on Using Fractal Geometry for Classification of Partial Dischar...
Investigation on Using Fractal Geometry for Classification of Partial Dischar...Investigation on Using Fractal Geometry for Classification of Partial Dischar...
Investigation on Using Fractal Geometry for Classification of Partial Dischar...
 
Survey of different Web Application Attacks & Its Preventive Measures
Survey of different Web Application Attacks & Its Preventive MeasuresSurvey of different Web Application Attacks & Its Preventive Measures
Survey of different Web Application Attacks & Its Preventive Measures
 
Luminescence of Cesium Thiocyanate (CsSCN) doped with Eu2+ (CsSCN:Eu2+)
Luminescence of Cesium Thiocyanate (CsSCN) doped with Eu2+ (CsSCN:Eu2+)Luminescence of Cesium Thiocyanate (CsSCN) doped with Eu2+ (CsSCN:Eu2+)
Luminescence of Cesium Thiocyanate (CsSCN) doped with Eu2+ (CsSCN:Eu2+)
 
B0520710
B0520710B0520710
B0520710
 
An Overview of Harmonic Sources in Power System
An Overview of Harmonic Sources in Power SystemAn Overview of Harmonic Sources in Power System
An Overview of Harmonic Sources in Power System
 

Ähnlich wie Design of Speed Optimized Analog to Digital Converter using VHDL

86919253 data-acquisition-system-ppt
86919253 data-acquisition-system-ppt86919253 data-acquisition-system-ppt
86919253 data-acquisition-system-pptGovindaChandraBehera1
 
Data acquisition system
Data acquisition systemData acquisition system
Data acquisition systemgirishgandhi4
 
Architecture of Smart Sensors.ppt
Architecture of Smart Sensors.pptArchitecture of Smart Sensors.ppt
Architecture of Smart Sensors.pptmrunalinithanaraj
 
multimedia chapter1
multimedia chapter1multimedia chapter1
multimedia chapter1nes
 
Introduction to digital signal processing 2
Introduction to digital signal processing 2Introduction to digital signal processing 2
Introduction to digital signal processing 2Hossam Hassan
 
Networking notes part2 final
Networking notes part2 finalNetworking notes part2 final
Networking notes part2 finalSHARVAN PRAJAPATI
 
MODULE-2_SIGNAL_CONDITIONING.pptx
MODULE-2_SIGNAL_CONDITIONING.pptxMODULE-2_SIGNAL_CONDITIONING.pptx
MODULE-2_SIGNAL_CONDITIONING.pptxManjunathtv2
 
Data Acquisition System, a side for Electrical Engg.
Data Acquisition System, a side for Electrical Engg.Data Acquisition System, a side for Electrical Engg.
Data Acquisition System, a side for Electrical Engg.AdnanZafar83
 
Design of an ADC using High Precision Comparator with Time Domain Offset Canc...
Design of an ADC using High Precision Comparator with Time Domain Offset Canc...Design of an ADC using High Precision Comparator with Time Domain Offset Canc...
Design of an ADC using High Precision Comparator with Time Domain Offset Canc...IJTET Journal
 
Introduction to Computer Networking and Types
Introduction to Computer Networking and TypesIntroduction to Computer Networking and Types
Introduction to Computer Networking and TypesProf Ansari
 
analog communication system for undergraduate .pdf
analog communication  system for undergraduate .pdfanalog communication  system for undergraduate .pdf
analog communication system for undergraduate .pdfAlaAwouda
 
Elet 4315 homework 2
Elet 4315 homework 2Elet 4315 homework 2
Elet 4315 homework 2Rever Wesley
 
18cs33_module_1.pptx
18cs33_module_1.pptx18cs33_module_1.pptx
18cs33_module_1.pptxTLRTHR
 

Ähnlich wie Design of Speed Optimized Analog to Digital Converter using VHDL (20)

86919253 data-acquisition-system-ppt
86919253 data-acquisition-system-ppt86919253 data-acquisition-system-ppt
86919253 data-acquisition-system-ppt
 
Adc &dac ppt
Adc &dac pptAdc &dac ppt
Adc &dac ppt
 
Data acquisition system
Data acquisition systemData acquisition system
Data acquisition system
 
Architecture of Smart Sensors.ppt
Architecture of Smart Sensors.pptArchitecture of Smart Sensors.ppt
Architecture of Smart Sensors.ppt
 
multimedia chapter1
multimedia chapter1multimedia chapter1
multimedia chapter1
 
Introduction to digital signal processing 2
Introduction to digital signal processing 2Introduction to digital signal processing 2
Introduction to digital signal processing 2
 
Networking notes part2 final
Networking notes part2 finalNetworking notes part2 final
Networking notes part2 final
 
Ad and da convertor
Ad and da convertorAd and da convertor
Ad and da convertor
 
MODULE-2_SIGNAL_CONDITIONING.pptx
MODULE-2_SIGNAL_CONDITIONING.pptxMODULE-2_SIGNAL_CONDITIONING.pptx
MODULE-2_SIGNAL_CONDITIONING.pptx
 
Data Acquisition System, a side for Electrical Engg.
Data Acquisition System, a side for Electrical Engg.Data Acquisition System, a side for Electrical Engg.
Data Acquisition System, a side for Electrical Engg.
 
Ad and da convertor
Ad and da convertorAd and da convertor
Ad and da convertor
 
Assignment 4
Assignment 4 Assignment 4
Assignment 4
 
Lec 4
Lec 4Lec 4
Lec 4
 
Design of an ADC using High Precision Comparator with Time Domain Offset Canc...
Design of an ADC using High Precision Comparator with Time Domain Offset Canc...Design of an ADC using High Precision Comparator with Time Domain Offset Canc...
Design of an ADC using High Precision Comparator with Time Domain Offset Canc...
 
Introduction to Computer Networking and Types
Introduction to Computer Networking and TypesIntroduction to Computer Networking and Types
Introduction to Computer Networking and Types
 
Computer hardware
Computer hardware Computer hardware
Computer hardware
 
analog communication system for undergraduate .pdf
analog communication  system for undergraduate .pdfanalog communication  system for undergraduate .pdf
analog communication system for undergraduate .pdf
 
ADC Digital Modulation
ADC   Digital ModulationADC   Digital Modulation
ADC Digital Modulation
 
Elet 4315 homework 2
Elet 4315 homework 2Elet 4315 homework 2
Elet 4315 homework 2
 
18cs33_module_1.pptx
18cs33_module_1.pptx18cs33_module_1.pptx
18cs33_module_1.pptx
 

Mehr von IOSR Journals (20)

A011140104
A011140104A011140104
A011140104
 
M0111397100
M0111397100M0111397100
M0111397100
 
L011138596
L011138596L011138596
L011138596
 
K011138084
K011138084K011138084
K011138084
 
J011137479
J011137479J011137479
J011137479
 
I011136673
I011136673I011136673
I011136673
 
G011134454
G011134454G011134454
G011134454
 
H011135565
H011135565H011135565
H011135565
 
F011134043
F011134043F011134043
F011134043
 
E011133639
E011133639E011133639
E011133639
 
D011132635
D011132635D011132635
D011132635
 
C011131925
C011131925C011131925
C011131925
 
B011130918
B011130918B011130918
B011130918
 
A011130108
A011130108A011130108
A011130108
 
I011125160
I011125160I011125160
I011125160
 
H011124050
H011124050H011124050
H011124050
 
G011123539
G011123539G011123539
G011123539
 
F011123134
F011123134F011123134
F011123134
 
E011122530
E011122530E011122530
E011122530
 
D011121524
D011121524D011121524
D011121524
 

Kürzlich hochgeladen

KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlysanyuktamishra911
 
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptxCoefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptxAsutosh Ranjan
 
Glass Ceramics: Processing and Properties
Glass Ceramics: Processing and PropertiesGlass Ceramics: Processing and Properties
Glass Ceramics: Processing and PropertiesPrabhanshu Chaturvedi
 
AKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes ---  Unit 3.pdfAKTU Computer Networks notes ---  Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdfankushspencer015
 
University management System project report..pdf
University management System project report..pdfUniversity management System project report..pdf
University management System project report..pdfKamal Acharya
 
Online banking management system project.pdf
Online banking management system project.pdfOnline banking management system project.pdf
Online banking management system project.pdfKamal Acharya
 
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and workingUNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and workingrknatarajan
 
Russian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur Escorts
Russian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur EscortsRussian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur Escorts
Russian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur High Profile
 
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Call Girls in Nagpur High Profile
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Christo Ananth
 
UNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular ConduitsUNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular Conduitsrknatarajan
 
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park  6297143586 Call Hot Ind...Booking open Available Pune Call Girls Koregaon Park  6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...Call Girls in Nagpur High Profile
 
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINEMANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINESIVASHANKAR N
 
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur EscortsCall Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur High Profile
 
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Dr.Costas Sachpazis
 
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptxIntroduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptxupamatechverse
 
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...Dr.Costas Sachpazis
 
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Bookingdharasingh5698
 
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writingPorous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writingrakeshbaidya232001
 
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordAsst.prof M.Gokilavani
 

Kürzlich hochgeladen (20)

KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghly
 
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptxCoefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptx
 
Glass Ceramics: Processing and Properties
Glass Ceramics: Processing and PropertiesGlass Ceramics: Processing and Properties
Glass Ceramics: Processing and Properties
 
AKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes ---  Unit 3.pdfAKTU Computer Networks notes ---  Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdf
 
University management System project report..pdf
University management System project report..pdfUniversity management System project report..pdf
University management System project report..pdf
 
Online banking management system project.pdf
Online banking management system project.pdfOnline banking management system project.pdf
Online banking management system project.pdf
 
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and workingUNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
 
Russian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur Escorts
Russian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur EscortsRussian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur Escorts
Russian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur Escorts
 
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
 
UNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular ConduitsUNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular Conduits
 
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park  6297143586 Call Hot Ind...Booking open Available Pune Call Girls Koregaon Park  6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
 
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINEMANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
 
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur EscortsCall Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
 
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
 
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptxIntroduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptx
 
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
 
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
 
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writingPorous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writing
 
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
 

Design of Speed Optimized Analog to Digital Converter using VHDL

  • 1. IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-ISSN: 2278-1676,p-ISSN: 2320-3331, Volume 8, Issue 4 (Nov. - Dec. 2013), PP 39-42 www.iosrjournals.org www.iosrjournals.org 39 | Page Design of Speed Optimized Analog to Digital Converter using VHDL Kondamudi Kishore Babu1 , B.Raghavaiah 2 1 PG Student (M. Tech), Dept. of ECE, Chirala Engineering College, Chirala., A.P, India. 2 Associate Professor, Dept. of ECE, Chirala Engineering College, Chirala., A.P, India. Abstract: An analog-to-digital converter (abbreviated ADC, A/D or A to D) is a device that converts a continuous quantity to a discrete time digital representation. An ADC may also provide an isolated measurement. The reverse operation is performed by a digital-to-analog converter (DAC). Typically, an ADC is an electronic device that converts an input analog voltage or current to a digital number proportional to the magnitude of the voltage or current. However, some non-electronic or only partially electronic devices, such as rotary encoders, can also be considered ADCs. In order to increase the flexibility of control for ADC, a new control method for ADC based on FPGA is proposed in this paper. A state transition diagram can be drawn according to the timing diagram of ADC, the design is implemented using Very High-speed Integrated Circuit Hardware Description Language (VHDL). The operations of ADC are simulated using the modelsim tool and ADC design is synthesized using Xilinx tool. I. Introduction In general converter especially telecommunication converter is used for converting a signal from one frequency to another or it is a device for changing one substance or form or state into another or telecommunications systems used in transmitting messages over a distance electronically. Here we have many converters mainly we see only • Analog to Digital Converter • Digital to Analog Converter • Successive Analog to Digital Converter A signal as referred to in communication systems, signal processing, and electrical engineering "is a function that conveys information about the behavior or attributes of some phenomenon". In the physical world, any quantity exhibiting variation in time or variation in space (such as an image) is potentially a signal that might provide information on the status of a physical system, or convey a message between observers, among other possibilities. The IEEE Transactions on Signal Processing elaborates upon the term "signal" as follows The term "signal" includes, among others, audio, video, speech, image, communication, geophysical, sonar, radar, medical and musical signals.Other examples of signals are the output of a thermocouple, which conveys temperature information, and the output of a pH meter which conveys acidity information. Typically, signals are often provided by asensor, and often the original form of a signal is converted to another form of energy using a transducer. For example, a microphone converts an acoustic signal to a voltage waveform, and a speaker does the reverse. The formal study of the information content of signals is the field of information theory. The information in a signal is usually accompanied by noise. The term noise usually means an undesirable random disturbance, but is often extended to include unwanted signals conflicting with the desired signal (such as crosstalk). The prevention of noise is covered in part under the heading of signal integrity. The separation of desired signals from a background is the field of signal recovery, one branch of which is estimation theory, a probabilistic approach to suppressing random disturbances. Engineering disciplines such as electrical engineering have led the way in the design, study, and implementation of systems involving transmission, storage, and manipulation of information. In the latter half of the 20th century, electrical engineering itself separated into several disciplines, specializing in the design and analysis of systems that manipulate physical signals; electronic engineering and computer engineering as examples; while design engineering developed to deal with functional design of man–machine interfaces. An analog or analogue signal is any continuous signal for which the time varying feature (variable) of the signal is a representation of some other time varying quantity, i.e., analogous to another time varying signal.
  • 2. Design of Speed Optimized Analog to Digital Converter using VHDL www.iosrjournals.org 40 | Page Figure 1 Example of an Analog Signal For example, in an analog audio signal, the instantaneous voltage of the signal varies continuously with the pressure of the sound waves. It differs from a digital signal, in which a continuous quantity is represented by a discrete function which can only take on one of a finite number of values. The term analog signal usually refers to electrical signals; however, mechanical, pneumatic, hydraulic, and other systems may also convey analog signals. Any information may be conveyed by an analog signal; often such a signal is a measured response to changes in physical phenomena, such as sound, light, temperature, position, or pressure. The physical variable is converted to an analog signal by a transducer. For example, in sound recording, fluctuations in air pressure (that is to say, sound) strike the diaphragm of a microphone which induces corresponding fluctuations in the current produced by a coil in an electromagnetic microphone, or the voltage produced by a condenser microphone. The voltage or the current is said to be an "analog" of the sound. A digital signal is a physical signal that is a representation of a sequence of discrete values (a quantified discrete-time signal), for example of an arbitrary bit stream, or of a digitized (sampled and analog-to-digital converted) analog signal. The term digital signal can refer to either of the following: • any continuous-time waveform signal used in digital communication, representing a bit stream or other sequence of discrete values • a pulse train signal that switches between a discrete number of voltage levels or levels of light intensity, also known as a line coded signal or baseband transmission, for example a signal found in digital electronics or in serial communications, or a pulse code modulation (PCM) representation of a digitized analog signal. Figure 2 An example of a Digital Signal A signal that is generated by means of a digital modulation method (digital passband transmission), to be transferred between modems, is in the first case considered as a digital signal, and in the second case as converted to an analog signal. II. Analog to Digital Converter An ADC is defined by its bandwidth (the range of frequencies it can measure) and its signal to noise ratio (how accurately it can measure a signal relative to the noise it introduces). The actual bandwidth of an ADC is characterized primarily by its sampling rate, and to a lesser extent by how it handles errors such as aliasing. The dynamic range of an ADC is influenced by many factors, including the resolution (the number of output levels it can quantize a signal to), linearity and accuracy (how well the quantization levels match the true analog signal) and jitter (small timing errors that introduce additional noise). The dynamic range of an ADC is often summarized in terms of its effective number of bits (ENOB), the number of bits of each measure it returns that are on average not noise. An ideal ADC has an ENOB equal to its resolution. ADCs are chosen to match the bandwidth and required signal to noise ratio of the signal to be quantized. If an ADC operates at a sampling rate greater than twice the bandwidth of the signal, then perfect reconstruction is possible given an ideal ADC and neglecting quantization error. The presence of quantization error limits the dynamic range of even an ideal ADC, however, if the dynamic range of the ADC exceeds that of the input signal, its effects may be neglected resulting in an essentially perfect digital representation of the input signal.
  • 3. Design of Speed Optimized Analog to Digital Converter using VHDL www.iosrjournals.org 41 | Page Figure 3 Block diagram of ADC Analog Switch: Analog Switches TI’s analog switches are designed to pass (or isolate) analog signals (both voltage and current) and support analog applications such as audio and video data transmission. TI analog switches are available in a wide range of voltages (from 0.8 to 12 V), support fast data throughput (up to 2-GHz bandwidth) and offer low on-resistance and input capacitance for Decreased signal distortion and insertion loss. TI analog switches are available in the TI Switch (TS) technology family. The TS product family encompasses a variety of analog switches with different ON resistances, bandwidth, charge injection, and total harmonic distortion to target any application. III. Application of an ADC SAR Architecture Successive approximation employs a binary search algorithm in a feedback loop including a 1 bit A/D converter. The Fig. 3 illustrates this architecture which consists of a front end track & hold circuit, comparator, DAC and SAR logic. SAR logic is basically a shift register combined with decision logic and decision register. The pointer points to the last bit changed in the decision register and the data stored in this register is the result of all comparisons performed during conversion period. During binary search, the circuit halves the difference between the sampled signal ( VIN ) and DAC output (VDAC ). The conversion first sets MSB as 1 so that the DAC produces midscale at analog output. The comparator is then strobed to determine the polarity of VIN VDAC. The pointer and the decision logic direct to logical output of the comparator to the MSB. If VIN >VDAC , the MSB of the register is maintained at 1 or else set to 0. Subsequently the pointer is set to choose the bit penultimate to MSB as 1. After the DAC output has settled to its new value, the comparator is strobed once again and the above sequence is repeated. Figure 4 Block diagram of SAR ADC & DAC Output Waveform For a resolution of M bits, the successive approximation architecture is at least Mtimes slower than the full-flash configurations, but it offers several advantages. • The comparator offset voltage does not affect the overall linearity of the converter because it can be represented as a voltage source in series with Sample & hold output, indicating that offset voltage simply adds to analog input and hence appears as an offset in the overall characteristics. Consequently the comparator can be designed for high speed operation in high resolution systems. • This architecture does not require an explicit subtractor which is an important advantage for high resolution applications • The circuit complexity and power dissipation are in general less than that of the other architectures. If the Sample & hold circuit provides the required linearity, speed and comparator input referred noise is small enough, and then the converter‟s performance depends primarily on the DAC. In particular differential and integral non linearities of the converter are given by those of the DAC, and the maximum conversion rate is limited by its output settling time. In the first conversion cycle, the DAC output must settle to maximum resolution of the system so that the comparator determines the MSB correctly. If the clock period is constant, the following conversion cycles will be as long as the first one, implying that the conversion rate is constrained by the speed of the DAC.
  • 4. Design of Speed Optimized Analog to Digital Converter using VHDL www.iosrjournals.org 42 | Page Track & Hold A sample-and-hold (S/H) or track-and-hold (T/H) circuit is frequently required to capture rapidly varying signals for subsequent processing by slower circuitry. The function of the S/H circuit is to track/sample the analog input signal and to hold that value while subsequent circuitry digitizes it. Although an S/H refers to a device which spends an infinitesimal time acquiring signals and a T/H refers to a device which spends a finite time in this mode, common practice will be followed and the two terms will be used interchangeably throughout this discussion as will the terms sample and track. The function of a track-and-hold circuit is to buffer its input signal accurately during track mode providing at its output a signal which is linearly proportional to the input, and to maintain a constant output level during hold mode equal to the T/H output value at the instant it was strobed from track to hold by an external clock signal. Fig. 4 shows the waveforms of a practical sample-and-hold circuit. Figure 5 ADC Simulation Waveform IV. Conclusions Xilinx and Modelsim softwares includes a simulator which can be used to simulate the behavior and performance of circuits designed for implementation in programmable logic devices. The simulator allows the user to apply test vectors as inputs to the designed circuit and to observe the outputs generated in response. In addition to being able to observe the simulated values on the I/O pins of the circuit, it is also possible to probe the internal nodes in the circuit. The simulator makes use of the Waveform Editor, which makes it easy to represent the desired signals as waveforms. According to the results of simulation, a new control method for ADC is achieved. Advantages of this new method are simple programming method for high Clock frequency. Acknowledgements The authors would like to thank the anonymous reviewers for their comments which were very helpful in improving the quality and presentation of this paper. References: [1] Petouris M (Petouris, M.), Kalantzopoulos A (Kalantzopoulos, A.),Zigouris E (Zigouris, E.), “An FPGA-based Digital Camera System Controlled from an LCD Touch Panel” INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, pp. 241- 244, 2009. [2] El-Medany, W.M. ; Hussain, M.R, “A FPGA-based advanced real traffic light controller system design” 007 4th IEEE Workshop on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, IDAACS, pp. 100-105, 2007. [3] Guo, Jianmin, Zhang, Ke, Kong, Ming, Li, Wenhong, “Novel ADC architecture for digital voltage regulator module controllers,” Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, v 27, n 12, p 2112-2117,December 2006 [4] Hussein, Aziza I. ,Gruenbacher, Don M.; Ibrahim, Noureddin M , “Design and verification techniques used in a graduate level VHDLcourse,” Proceedings - Frontiers in Education Conference, v 2, p 13a4-28 - 13a4-31, 1999. Authors Profile: Kondamudi Kishore Babu is Pursuing his M. Tech from Chirala Engineering College, Chirala in the department of Electronics & Communications Engineering (ECE) with specialization in VLSI & Embedded systems. B.RAGHAVAIAH is working as an Associate Professor in the department of Electronics & Communication Engineering in Chirala Engineering College, Chirala. He has completed masters from JNTUK. He has over 8 years of teaching experience.