SlideShare ist ein Scribd-Unternehmen logo
1 von 33
Introduction
[object Object],[object Object],[object Object],[object Object]
Bit = binary digit : 0/1 Program(S/W) A sequence of instruction S/W = Program + Data » The data that are manipulated by the program constitute the data base Application S/W = DB, word processor, Spread Sheet System S/W = OS, Firmware, Compiler, Device Driver
Digital Components ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
AND Gate
 
OR Gate
 
 
 
 
Boolean Algebra ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Boolean Algebra ,[object Object],[object Object],[object Object]
[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
 
 
 
De Morgan’s law
 
Boolean Algebra Rule
Karnaugh Map ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Map
F = x + y’z
Adjacent Square Number of square = 2n (2, 4, 8, ….) The squares at the extreme ends of the same horizontal row are to be considered adjacent The same applies to the top and bottom squares of a column  The four corner squares of a map must be considered to be adjacent Groups of combined adjacent squares may share one or more squares with one or more group
 
Half Adder Logic Diagram Truth Table A  half adder  adds two one-bit binary numbers  A  and  B . It has two outputs,  S  and  C .  The simplest half-adder design, pictured on the right, incorporates an  XOR gate  for  S  and an  AND gate  for  C . Half adders cannot be used compositely, given their incapacity for a carry-in bit.
Full Adder A  full adder  adds binary numbers and accounts for values carried in as well as out. A one-bit full adder adds three one-bit numbers, often written as  A ,  B , and  C in ;  A  and  B  are the operands, and  C in  is a bit carried in. A full adder can be constructed from two half adders by connecting  A  and  B  to the input of one half adder, connecting the sum from that to an input to the second adder, connecting  C in  to the other input and OR the two carry outputs  Logic Diagram Truth Table
SR Flip-Flop Graphic Symbol Truth Table A  SR flip-flop  has three inputs, S (for  set ), R (for  reset ) and C (for  clock ). It has an output Q. The  undefined condition  makes the SR flip-flop difficult to manage and therefore it is seldom used in practice.
D Flip-Flop Graphic Symbol Truth Table The D flip-flop is a slight modification of the SR flip-flop by inserting an inverter between S and R and assigning the symbol D to the single input. If D=1, the output goes to the state 1, and if D=0, the output of the flip flop goes to the 0 state.
JK Flip-Flop Graphic Symbol Truth Table Inputs J and K behave like inputs S and R. When inputs J and K are both equal to 1, a clock transition switches the output of the flip-flop to their complement state.
T Flip-Flop Truth Table Graphic Symbol The T flip-flop is obtained from a JK flip-flop when inputs J and K are connected to provide a single input designated by T. The flip-flop thus has only two conditions.
Excitation Tables  During the design of circuits, we need a table that lists the required input combinations for a given change of state. Such  table is called a flip flop  excitation table.
Sequential Circuits ,[object Object],Example of a Sequential Circuit Ax Bx Ax+Bx A’x x’ A+B (A+B).x A=Ax+Bx,  B=A’x y=(A+B).x State Table

Weitere ähnliche Inhalte

Was ist angesagt?

logical circuits substractors
logical circuits substractors logical circuits substractors
logical circuits substractors Fâhém Ähmêd
 
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |JalpaMaheshwari1
 
Explain Half Adder and Full Adder with Truth Table
Explain Half Adder and Full Adder with Truth TableExplain Half Adder and Full Adder with Truth Table
Explain Half Adder and Full Adder with Truth Tableelprocus
 
AP Calculus January 5, 2009
AP Calculus January 5, 2009AP Calculus January 5, 2009
AP Calculus January 5, 2009Darren Kuropatwa
 
Half adder & full adder
Half adder & full adderHalf adder & full adder
Half adder & full adderGaditek
 
Lab 4 Three-Bit Binary Adder
Lab 4 Three-Bit Binary AdderLab 4 Three-Bit Binary Adder
Lab 4 Three-Bit Binary AdderKatrina Little
 
What is Adder-Half and Full Adder
What is Adder-Half and Full AdderWhat is Adder-Half and Full Adder
What is Adder-Half and Full AdderAdeel Rasheed
 
2 bit comparator (Digital Electronics)
2 bit comparator (Digital Electronics)2 bit comparator (Digital Electronics)
2 bit comparator (Digital Electronics)Shail Nakum
 
Half Adder and Full Adder
Half Adder and Full AdderHalf Adder and Full Adder
Half Adder and Full AdderShayshab Azad
 
Adder substracter
Adder substracterAdder substracter
Adder substracterWanNurdiana
 
Digital logic circuit
Digital logic circuit Digital logic circuit
Digital logic circuit Prabhu R
 
Conversion of in fix pre fix,infix by sarmad baloch
Conversion of in fix pre fix,infix by sarmad balochConversion of in fix pre fix,infix by sarmad baloch
Conversion of in fix pre fix,infix by sarmad balochSarmad Baloch
 
Arithmetic Operations
Arithmetic OperationsArithmetic Operations
Arithmetic Operationsgueste99d9a
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuitsSARITHA REDDY
 
Half adder and full adder
Half adder and full adderHalf adder and full adder
Half adder and full adderSanjuktaBanik
 

Was ist angesagt? (20)

logical circuits substractors
logical circuits substractors logical circuits substractors
logical circuits substractors
 
Adder and subtrctor DLD
Adder and subtrctor  DLDAdder and subtrctor  DLD
Adder and subtrctor DLD
 
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
Introduction to Half and Full Adder Circuit - Part 01 | Digital Logic Design |
 
Explain Half Adder and Full Adder with Truth Table
Explain Half Adder and Full Adder with Truth TableExplain Half Adder and Full Adder with Truth Table
Explain Half Adder and Full Adder with Truth Table
 
Adder ppt
Adder pptAdder ppt
Adder ppt
 
AP Calculus January 5, 2009
AP Calculus January 5, 2009AP Calculus January 5, 2009
AP Calculus January 5, 2009
 
Half adder & full adder
Half adder & full adderHalf adder & full adder
Half adder & full adder
 
Lab 4 Three-Bit Binary Adder
Lab 4 Three-Bit Binary AdderLab 4 Three-Bit Binary Adder
Lab 4 Three-Bit Binary Adder
 
What is Adder-Half and Full Adder
What is Adder-Half and Full AdderWhat is Adder-Half and Full Adder
What is Adder-Half and Full Adder
 
2 bit comparator (Digital Electronics)
2 bit comparator (Digital Electronics)2 bit comparator (Digital Electronics)
2 bit comparator (Digital Electronics)
 
Half adder layout design
Half adder layout designHalf adder layout design
Half adder layout design
 
Half Adder and Full Adder
Half Adder and Full AdderHalf Adder and Full Adder
Half Adder and Full Adder
 
Adder substracter
Adder substracterAdder substracter
Adder substracter
 
Half & Full Adder
Half &  Full AdderHalf &  Full Adder
Half & Full Adder
 
Digital logic circuit
Digital logic circuit Digital logic circuit
Digital logic circuit
 
Conversion of in fix pre fix,infix by sarmad baloch
Conversion of in fix pre fix,infix by sarmad balochConversion of in fix pre fix,infix by sarmad baloch
Conversion of in fix pre fix,infix by sarmad baloch
 
Arithmetic Operations
Arithmetic OperationsArithmetic Operations
Arithmetic Operations
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Parallel Adder
Parallel Adder Parallel Adder
Parallel Adder
 
Half adder and full adder
Half adder and full adderHalf adder and full adder
Half adder and full adder
 

Ähnlich wie Introduction

Digital logic circuit
Digital logic circuitDigital logic circuit
Digital logic circuitAbdul Mutal
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manualNitesh Dubey
 
Combinational circuit.pptx
Combinational circuit.pptxCombinational circuit.pptx
Combinational circuit.pptxPooja Dixit
 
Combinational circuit.pptx
Combinational circuit.pptxCombinational circuit.pptx
Combinational circuit.pptxPooja Dixit
 
Combinational and sequential logic
Combinational and sequential logicCombinational and sequential logic
Combinational and sequential logicDeepak John
 
Basic gates and boolean algebra
Basic gates and boolean algebraBasic gates and boolean algebra
Basic gates and boolean algebraSudheesh S Madhav
 
Logic System Design KTU Chapter-4.ppt
Logic System Design KTU Chapter-4.pptLogic System Design KTU Chapter-4.ppt
Logic System Design KTU Chapter-4.pptAlbin562191
 
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design ) CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design ) Sefat Ahammed Shovo
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuitsBindu Madhavi
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuitsBindu Madhavi
 
I semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptxI semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptxMayank Pandey
 
Unit 4 combinational circuit
Unit 4 combinational circuitUnit 4 combinational circuit
Unit 4 combinational circuitKalai Selvi
 

Ähnlich wie Introduction (20)

Digital logic circuit
Digital logic circuitDigital logic circuit
Digital logic circuit
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
 
Combinational circuit.pptx
Combinational circuit.pptxCombinational circuit.pptx
Combinational circuit.pptx
 
Combinational circuit.pptx
Combinational circuit.pptxCombinational circuit.pptx
Combinational circuit.pptx
 
cs 3351 dpco
cs 3351 dpcocs 3351 dpco
cs 3351 dpco
 
Combinational and sequential logic
Combinational and sequential logicCombinational and sequential logic
Combinational and sequential logic
 
B sc3 unit 4 combi..lckt
B sc3 unit 4 combi..lcktB sc3 unit 4 combi..lckt
B sc3 unit 4 combi..lckt
 
Basic gates and boolean algebra
Basic gates and boolean algebraBasic gates and boolean algebra
Basic gates and boolean algebra
 
Logic System Design KTU Chapter-4.ppt
Logic System Design KTU Chapter-4.pptLogic System Design KTU Chapter-4.ppt
Logic System Design KTU Chapter-4.ppt
 
Lecturer mid.ppt
Lecturer mid.pptLecturer mid.ppt
Lecturer mid.ppt
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
 
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design ) CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
CHAPTER 6: Function of Combination Logic From Flyod ( Digital Logic Design )
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
 
Chapter 3 2
Chapter 3 2Chapter 3 2
Chapter 3 2
 
3,EEng k-map.pdf
3,EEng k-map.pdf3,EEng k-map.pdf
3,EEng k-map.pdf
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
2dig circ
2dig circ2dig circ
2dig circ
 
I semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptxI semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptx
 
Unit 4 combinational circuit
Unit 4 combinational circuitUnit 4 combinational circuit
Unit 4 combinational circuit
 

Mehr von Sanjeev Patel

Unit v export incentives
Unit v export incentivesUnit v export incentives
Unit v export incentivesSanjeev Patel
 
Types of letter of credits on 11 09 2012
Types of letter of credits  on 11 09 2012Types of letter of credits  on 11 09 2012
Types of letter of credits on 11 09 2012Sanjeev Patel
 
Risks involved in imports
Risks involved in importsRisks involved in imports
Risks involved in importsSanjeev Patel
 
Processing of export order on 4 09 12
Processing of export order on 4 09 12Processing of export order on 4 09 12
Processing of export order on 4 09 12Sanjeev Patel
 
Mib 3.6 unit ii on 10 09 12
Mib 3.6 unit ii  on 10 09 12Mib 3.6 unit ii  on 10 09 12
Mib 3.6 unit ii on 10 09 12Sanjeev Patel
 
Mib 3.6 unit 2 on 17 09 2012
Mib 3.6 unit 2 on 17 09 2012Mib 3.6 unit 2 on 17 09 2012
Mib 3.6 unit 2 on 17 09 2012Sanjeev Patel
 
Mib 3.6 on august 6 th 2012
Mib 3.6 on august 6 th 2012Mib 3.6 on august 6 th 2012
Mib 3.6 on august 6 th 2012Sanjeev Patel
 
Mib 3.6 on 13 th aug 2012 charac and types of exim docs
Mib 3.6 on 13 th aug 2012  charac and types of exim docsMib 3.6 on 13 th aug 2012  charac and types of exim docs
Mib 3.6 on 13 th aug 2012 charac and types of exim docsSanjeev Patel
 
Mib 3.6 on 13 th aug 2012 charac and types of exim docs copy
Mib 3.6 on 13 th aug 2012  charac and types of exim docs   copyMib 3.6 on 13 th aug 2012  charac and types of exim docs   copy
Mib 3.6 on 13 th aug 2012 charac and types of exim docs copySanjeev Patel
 
Mib 3.6 marine insurance on 09 10 12 copy
Mib 3.6 marine insurance  on 09 10 12   copyMib 3.6 marine insurance  on 09 10 12   copy
Mib 3.6 marine insurance on 09 10 12 copySanjeev Patel
 
Mib 3.6 export financing on 1 10 12
Mib 3.6 export financing on 1 10 12Mib 3.6 export financing on 1 10 12
Mib 3.6 export financing on 1 10 12Sanjeev Patel
 
Incoterms on 27th august 2012
Incoterms on 27th august 2012Incoterms on 27th august 2012
Incoterms on 27th august 2012Sanjeev Patel
 
Export import control main
Export import control   mainExport import control   main
Export import control mainSanjeev Patel
 
Mib 3.6 on 14th aug 2012
Mib 3.6  on 14th aug 2012Mib 3.6  on 14th aug 2012
Mib 3.6 on 14th aug 2012Sanjeev Patel
 
Teachers day _Sanjeev_Patel
Teachers day  _Sanjeev_PatelTeachers day  _Sanjeev_Patel
Teachers day _Sanjeev_PatelSanjeev Patel
 
Register transfer language
Register transfer languageRegister transfer language
Register transfer languageSanjeev Patel
 
Memory reference instruction
Memory reference instructionMemory reference instruction
Memory reference instructionSanjeev Patel
 
Logical and shift micro operations
Logical and shift micro operationsLogical and shift micro operations
Logical and shift micro operationsSanjeev Patel
 

Mehr von Sanjeev Patel (20)

Unit v export incentives
Unit v export incentivesUnit v export incentives
Unit v export incentives
 
Types of letter of credits on 11 09 2012
Types of letter of credits  on 11 09 2012Types of letter of credits  on 11 09 2012
Types of letter of credits on 11 09 2012
 
Risks involved in imports
Risks involved in importsRisks involved in imports
Risks involved in imports
 
Processing of export order on 4 09 12
Processing of export order on 4 09 12Processing of export order on 4 09 12
Processing of export order on 4 09 12
 
North america ppt
North america pptNorth america ppt
North america ppt
 
Mib 3.6 unit ii on 10 09 12
Mib 3.6 unit ii  on 10 09 12Mib 3.6 unit ii  on 10 09 12
Mib 3.6 unit ii on 10 09 12
 
Mib 3.6 unit 2 on 17 09 2012
Mib 3.6 unit 2 on 17 09 2012Mib 3.6 unit 2 on 17 09 2012
Mib 3.6 unit 2 on 17 09 2012
 
Mib 3.6 on august 6 th 2012
Mib 3.6 on august 6 th 2012Mib 3.6 on august 6 th 2012
Mib 3.6 on august 6 th 2012
 
Mib 3.6 on 13 th aug 2012 charac and types of exim docs
Mib 3.6 on 13 th aug 2012  charac and types of exim docsMib 3.6 on 13 th aug 2012  charac and types of exim docs
Mib 3.6 on 13 th aug 2012 charac and types of exim docs
 
Mib 3.6 on 13 th aug 2012 charac and types of exim docs copy
Mib 3.6 on 13 th aug 2012  charac and types of exim docs   copyMib 3.6 on 13 th aug 2012  charac and types of exim docs   copy
Mib 3.6 on 13 th aug 2012 charac and types of exim docs copy
 
Mib 3.6 marine insurance on 09 10 12 copy
Mib 3.6 marine insurance  on 09 10 12   copyMib 3.6 marine insurance  on 09 10 12   copy
Mib 3.6 marine insurance on 09 10 12 copy
 
Mib 3.6 export financing on 1 10 12
Mib 3.6 export financing on 1 10 12Mib 3.6 export financing on 1 10 12
Mib 3.6 export financing on 1 10 12
 
Incoterms on 27th august 2012
Incoterms on 27th august 2012Incoterms on 27th august 2012
Incoterms on 27th august 2012
 
Export import control main
Export import control   mainExport import control   main
Export import control main
 
Mib 3.6 on 14th aug 2012
Mib 3.6  on 14th aug 2012Mib 3.6  on 14th aug 2012
Mib 3.6 on 14th aug 2012
 
Teachers day _Sanjeev_Patel
Teachers day  _Sanjeev_PatelTeachers day  _Sanjeev_Patel
Teachers day _Sanjeev_Patel
 
Register transfer language
Register transfer languageRegister transfer language
Register transfer language
 
Memory reference instruction
Memory reference instructionMemory reference instruction
Memory reference instruction
 
Logical and shift micro operations
Logical and shift micro operationsLogical and shift micro operations
Logical and shift micro operations
 
Instruction format
Instruction formatInstruction format
Instruction format
 

Kürzlich hochgeladen

Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...EduSkills OECD
 
Student login on Anyboli platform.helpin
Student login on Anyboli platform.helpinStudent login on Anyboli platform.helpin
Student login on Anyboli platform.helpinRaunakKeshri1
 
9548086042 for call girls in Indira Nagar with room service
9548086042  for call girls in Indira Nagar  with room service9548086042  for call girls in Indira Nagar  with room service
9548086042 for call girls in Indira Nagar with room servicediscovermytutordmt
 
Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfAyushMahapatra5
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdfQucHHunhnh
 
social pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajansocial pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajanpragatimahajan3
 
Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3JemimahLaneBuaron
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfJayanti Pande
 
The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13Steve Thomason
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdfQucHHunhnh
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactPECB
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Celine George
 
A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformChameera Dedduwage
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)eniolaolutunde
 
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...PsychoTech Services
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeThiyagu K
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Disha Kariya
 
Interactive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationInteractive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationnomboosow
 
Disha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfDisha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfchloefrazer622
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxheathfieldcps1
 

Kürzlich hochgeladen (20)

Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
 
Student login on Anyboli platform.helpin
Student login on Anyboli platform.helpinStudent login on Anyboli platform.helpin
Student login on Anyboli platform.helpin
 
9548086042 for call girls in Indira Nagar with room service
9548086042  for call girls in Indira Nagar  with room service9548086042  for call girls in Indira Nagar  with room service
9548086042 for call girls in Indira Nagar with room service
 
Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdf
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
 
social pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajansocial pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajan
 
Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdf
 
The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17
 
A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy Reform
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)
 
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..
 
Interactive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationInteractive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communication
 
Disha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfDisha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdf
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
 

Introduction

  • 2.
  • 3. Bit = binary digit : 0/1 Program(S/W) A sequence of instruction S/W = Program + Data » The data that are manipulated by the program constitute the data base Application S/W = DB, word processor, Spread Sheet System S/W = OS, Firmware, Compiler, Device Driver
  • 4.
  • 6.  
  • 8.  
  • 9.  
  • 10.  
  • 11.  
  • 12.
  • 13.
  • 14.
  • 15.  
  • 16.  
  • 17.  
  • 19.  
  • 21.
  • 22. Map
  • 23. F = x + y’z
  • 24. Adjacent Square Number of square = 2n (2, 4, 8, ….) The squares at the extreme ends of the same horizontal row are to be considered adjacent The same applies to the top and bottom squares of a column The four corner squares of a map must be considered to be adjacent Groups of combined adjacent squares may share one or more squares with one or more group
  • 25.  
  • 26. Half Adder Logic Diagram Truth Table A half adder adds two one-bit binary numbers A and B . It has two outputs, S and C . The simplest half-adder design, pictured on the right, incorporates an XOR gate for S and an AND gate for C . Half adders cannot be used compositely, given their incapacity for a carry-in bit.
  • 27. Full Adder A full adder adds binary numbers and accounts for values carried in as well as out. A one-bit full adder adds three one-bit numbers, often written as A , B , and C in ; A and B are the operands, and C in is a bit carried in. A full adder can be constructed from two half adders by connecting A and B to the input of one half adder, connecting the sum from that to an input to the second adder, connecting C in to the other input and OR the two carry outputs Logic Diagram Truth Table
  • 28. SR Flip-Flop Graphic Symbol Truth Table A SR flip-flop has three inputs, S (for set ), R (for reset ) and C (for clock ). It has an output Q. The undefined condition makes the SR flip-flop difficult to manage and therefore it is seldom used in practice.
  • 29. D Flip-Flop Graphic Symbol Truth Table The D flip-flop is a slight modification of the SR flip-flop by inserting an inverter between S and R and assigning the symbol D to the single input. If D=1, the output goes to the state 1, and if D=0, the output of the flip flop goes to the 0 state.
  • 30. JK Flip-Flop Graphic Symbol Truth Table Inputs J and K behave like inputs S and R. When inputs J and K are both equal to 1, a clock transition switches the output of the flip-flop to their complement state.
  • 31. T Flip-Flop Truth Table Graphic Symbol The T flip-flop is obtained from a JK flip-flop when inputs J and K are connected to provide a single input designated by T. The flip-flop thus has only two conditions.
  • 32. Excitation Tables During the design of circuits, we need a table that lists the required input combinations for a given change of state. Such table is called a flip flop excitation table.
  • 33.