Mixed Signal ASIC Wearable Tech - Making Babies with CMOS
•Als PPTX, PDF herunterladen•
1 gefällt mir•4,495 views
Try and fail to make a fertility monitor mixed signal ASIC at a wearable tech start up called iStork. The presentation walks through the development of a wearable fertility monitor from 'conception' to 'delivery' (pun intended). Initially, the iStork team tries the traditional full-custom ASIC approach. This approach results in MAJOR cost and schedule overruns with the company going under before introducing their product. Next, Agile ASIC™ technology from Triad Semiconductor is explained. Agile ASICs utilize via reconfigurable analog and digital capabilities to radically reduce development time and cost. And, an Agile ASIC delivers 4-week respin cycles. With Agile ASIC tech in hand the iStork guys restart the project and successfully deliver their product to trials and production.
Empfohlen
Empfohlen
Weitere ähnliche Inhalte
Was ist angesagt?
Was ist angesagt? (20)
Andere mochten auch
Andere mochten auch (19)
Ähnlich wie Mixed Signal ASIC Wearable Tech - Making Babies with CMOS
Ähnlich wie Mixed Signal ASIC Wearable Tech - Making Babies with CMOS (20)
Kürzlich hochgeladen
Kürzlich hochgeladen (20)
Mixed Signal ASIC Wearable Tech - Making Babies with CMOS
- 1. Reproduction & CMOS A medical device company’s adventure from product conception to delivery
- 2. THIS PRESENTATION HAS BEEN RATED SURFACE MOUNT GUIDANCE SUGGESTED DRY ENGINEERING HUMOR SMTA-13 BRIEF MARKETING REFERENCES RAW SCHEMATIC & LAYOUT SCENCES For information on presentation ratings go to www.triadsemi.com
- 3. 1 I had it in the past. 2 I failed without it. 3 It is changing the world.
- 4. Mom & Dad
- 5. My Wife & I
- 6. Kaley
- 7. Chase
- 8. Caleb
- 10. Then you have grand kids
- 14. My First Job Medical Image Processing 1978
- 15. My First Medical Project 1984
- 16. My First ASIC CGA Graphics redesign @ IBM 1985
- 17. 1 I had it in the past. 2 I failed without it. 3 It is changing the world.
- 18. (1) I had it in the past
- 19. 1 I had it in the past. 2 I failed without it. 3 It is changing the world.
- 23. Sun Mon Tue Wed Thr Fri Sat 29 30 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 1 2
- 25. Probability of Conceiving -3 Day -2 Day -1 Day Ovulate +1 Day +2 Day 50% 40% 30% 20% 10% 0%
- 26. Probability & Her Temperature Probability -3 Day -2 Day -1 Day Ovulate +1 Day +2 Day 50% 40% 30% 20% 10% 0% Her Temp -3 Day -2 Day -1 Day Ovulate +1 Day +2 Day +2 +1 0 -1 -2
- 27. Your Wife Is Hotter When She Can Conceive
- 28. iStork visit istork.io to pre-order
- 29. Our Mission Statement: We are the world leader in dermal temperature measurement deltas indicative of ovulation. We deliver mobile medical devices that are intended to delight our customers, provide meaningful careers to our employees, generate shareholder value and provide for a sustainable, green future utilizing wearable technology and the Internet of Things. Our Real Mission Statement: We help couples make a baby by telling them when is the best time to have more sex.
- 30. ------------ ------ ------------ ------------ iStork Patch BLE Wireless Her Cellphone “the cloud” His Cellphone
- 31. His Cellphone 9:00AM Sky rockets in flight Afternoon delight ------------ ------ ------------ ------------ iStork Patch BLE Wireless Her Cellphone “the cloud”
- 32. Temperature Sensor Analog Filter Gain ADC Digital Filter Control & Timing Logic Non Volatile Memory Battery Power Manager Bluetooth Low Energy Radio Antenna
- 34. Are you kidding me?
- 35. Still No!
- 36. That’s more like it
- 37. iStork
- 38. We must have an ASIC Sounds like fun I remember our last ASIC attempt
- 39. Temperature Sensor Analog Filter Gain ADC Digital Filter Control & Timing Logic Non Volatile Memory Battery Power Manager Bluetooth Low Energy Radio Antenna
- 43. Bench test 1st Silicon
- 45. Who pays for your mistakes?
- 50. iStork Status Report We are ready to enter trials, finally! Total Dev Time 15 months Total Dev Cost $1,500,000
- 51. “Plans are worthless, but planning is indispensable” Dwight D. Eisenhower
- 52. Plans go out the window when the chip hits the trial
- 53. Temp Sensor Analog Filter Gain ADC Control & Timing Logic Non Volatile Memory Battery Better Power Manager Bluetooth Low Energy Radio Antenna External Temp Sensor Vibration Sensor Ultra Low Power Real Time Clock Digital Filter Gain Analog wake on vibration Gain
- 54. What!?!?! We need another year and $1M+ to get to market
- 58. Bench test New 1st Silicon
- 62. Just Stop. We are shutting this down!
- 63. Going out of business sale $2,000,000 over budget A year and a half late
- 65. ASIC Integration Benefits Integrated Circuit What you have What you want Triad Proprietary & Strictly Confidential Lower Cost Reduce Size, Weight, Power Reduce Noise Optimize the System Protect IP Improve Reliability Improve Manufacturability Replace Obsolete IC’s © Triad Semiconductor, 2014 65 ADC DAC Micro
- 66. An Agile ASIC Concept Agile ASICs are full custom ASICs designed to your spec & they are re-configurable What that means for you… Year+ faster to market >70% development cost savings Analog & Mixed Signal IC Solutions © Triad Semiconductor, 2014 66
- 67. Agile ASIC Advantage Fact: Mixed signal ASICs often require 2 to 3 re-spins to deliver a production ready device Full-custom ASIC proposals show the time & cost from kick-off to 1st silicon What happens if your 1st silicon needs a re-spin? Who pays for your mistakes? How long does it take to fix them? Triad Proprietary & Strictly Confidential © Triad Semiconductor, 2014 67
- 68. The Real Savings are from 1st to 2nd Silicon Full-Custom Layout Full Mask Fabrication Analog & Mixed Signal IC Solutions © Triad Semiconductor, 2014 68 Full-Custom Rip Up Via-Only Fabrication #2 #2 Automated ViaPath re-layout in hours versus months Single-mask versus 30- mask fabrication Traditional Full-Custom ASIC #1 Agile ASIC Jan (1) Feb (2) Mar (3) Apr (4) May (5) Jun (6) #1
- 69. What makes an Agile ASIC – Agile? It is Re-configurable – that’s Agile Your Custom ASIC Via Re-Configurability Leverage a Large Agile ASIC IP Library Full-Custom Design of Your Circuit Analog & Mixed Signal IC Solutions © Triad Semiconductor, 2014 69 And, Deliver Add And Start with
- 70. Agile ASIC Full-Custom IP Re-Configurable Re-Useable IP Fab Your ASIC Your Agile ASIC Analog & Mixed Signal IC Solutions © Triad Semiconductor, 2014 70 An Agile ASIC starts with full-custom, mixed-signal circuit design to your spec Units uV/rt-Hz MHz Bits uV/Ohms rt-Hz Volts MHz MHz Specification Input referred Noise Unity Gain Bandwidth ADC ENOB Input On referred Resistance Noise Unity Gain Bandwidth Unity Gain Bandwidth Breakdown Voltage ESD Protection (HBM) Min 320 14 320 35 320 2 Typ 16 0.5 Max 5 400 20 5 1 400 400 KV
- 71. Full-Custom IP Re-Configurable Re-Useable IP Fab Your ASIC Your Agile ASIC An Agile ASIC is your full-custom circuits made re-configurable Configuration Vias Routing Fabric Analog & Mixed Signal IC Solutions ViaPath Software Mixed-Signal Aware Place & Route Software Do in hours what can take months by hand © Triad Semiconductor, 2014 71 Full-Custom Circuits Routing Fabric Routing Fabric Standard Vias used to connect resources Low resistance Ideal for analog Routing Fabric Decade of refinement Routing Fabric Agile ASIC Via Re-Configurable Hardware & Software Full-Custom Design Expertise Agile ASIC
- 72. Full-Custom IP Re-Configurable Re-Useable IP Fab Your ASIC Your Agile ASIC Audio Processing Integrator PGA TIA Delta Sigma Modulators Analog & Mixed Signal IC Solutions LDO Buck Boost Bandgap Charge pump © Triad Semiconductor, 2014 72 OpAmps TIAs OTA PGA VGA LNA Single Ended Differential High Voltage Low Noise Wideband Instrumentation Switched Capacitor AFE Audio Scramble Tone Detect Speech Compander Sample & Hold Modulator Data Converters ADCs Sigma Delta SAR Pipelined SIF ADC Flash Dual Slope DACs Resistive Switch Cap Segment Current Steering PWM Power Management Linear Switching Buck/Boost LED Driver H-Bridge Filters Active RC/LC Anti-Alias Sampled IF RF/Wireless LNA Power Amp Mixer Attenuator Switch Log Amp Log Detector RMS Detector VCO Quadrature Modulator Timing PLL Oscillator LC Oscillator Ring Osc Agile ASIC
- 73. Agile ASIC Full-Custom IP Re-Configurable Re-Useable IP Fab Your ASIC Your Agile ASIC We use our large library of re-configurable IP Agile ASIC re-configurable IP library Analog & Mixed Signal IC Solutions © Triad Semiconductor, 2014 73 OpAmps ADCs (24bit) DACs Integrators Power Management 8051 micro ARM Cortex M0 RS485 High-Voltage H-Bridge Buck Regulator LDO TIAs, Instr Amp LNAs Low-Power Filters Switch Cap 200MSPS DACs 125MSPS ADCs High Current FETs Bandgap Temp Sensor Voltage Reference PLL, VCO, Delay Linear Regulators Mixers IF Filters Digital Logic RAMs, EEPROM Your full-custom circuits
- 74. Agile ASIC Full-Custom IP Re-Configurable Re-Useable IP Fab Your ASIC Your Agile ASIC Next, your custom ASIC is fabricated Analog & Mixed Signal IC Solutions Your full-custom ASIC optimized for your business Via Re-Configurable 4-weeks for design revisions Risk Reducer 80-90% Savings New designs vs Full-Custom © Triad Semiconductor, 2014 74
- 75. Agile ASIC Full-Custom IP Re-Configurable Re-Useable IP Fab Your ASIC Your Agile ASIC Your full-custom ASIC optimized for your business Contains Your Re-Configurable IC Analog & Mixed Signal IC Solutions Next Project Benefits Kick-off to 1st Silicon in 3-5 months Complete projects in 9 months Further reduction in development NRE © Triad Semiconductor, 2014 75
- 76. 1 I had it in the past. 2 I failed without it. 3 It is changing the world.
- 77. I had it in the past. 1 I failed without it. 2 It is changing the world. 3 A fast, affordable way to make digital ASICs. Full custom only mixed signal ASICs. Agile ASIC™ - fast, affordable mixed signal ASICs for medical
- 80. Surgical Saw
- 84. Ultrasonic Surgical ‘Knife’ Doc says “make it this size” – ASIC only option
- 85. Kick-off to working silicon in five months Triad Proprietary & Strictly Confidential x5 © Triad Semiconductor, 2014 85
- 86. Triad Proprietary & Strictly Confidential © Triad Semiconductor, 2014 86 STOP Part worked great! Failed in system! Our fault. We missed an undocumented system spec! x1 v2 Delivered a rev 2 part in four weeks at no additional charge.
- 87. SEX & CMOS The Sequel A medical device company’s adventure from product conception to delivery
- 91. Bench test 1st Silicon
- 92. Schematic Edits Simulation No Full Custom Layout Required Hours or Days (not months)
- 94. Via-Only Auto Place & Route in Hours
- 96. Give me the bad news…. We already got the Agile ASIC back. No extra charge
- 97. Agile ASIC™ Tiny, Fast, Affordable – Agile Solutions
- 98. Reid Wender Triad Semiconductor cell: 865-684-5106 email: rwender@triadsemi.com twitter: reidwender website: www.triadsemi.com
Hinweis der Redaktion
- Points are straight forward. NRE, Schedule and risk assume starting with an existing VCA.