it

1. REPRESENTATION TO FLIP-FLOPS
CHARACTERISTICS TABLE AND
FLIP FLOPS EXCITATION TABLE

2. WHAT IS FLIP-FLOPS?
• Flip-flops are synchronous bistable devices, also known as bistable multivibrators.
• The term synchronous means that the output changes state only at a specified
point(leading or trailing edge) on the triggering input called the clock (CLK), which
is designated as a control input, C; that is, changes in the output occur in
synchronization with the clock.

4. THERE ARE BASICALLY FOUR DIFFERENT
TYPES OF FLIP FLOPS AND THESE ARE:
• Set Reset (SR) flip-flop
• JK flip –flop
• The (Data) D-type Flip-flop
• T (toggle) flip-flop

5. SR (SET RESET) FLIP-FLOP
• The most basic of all the bistable latches and bistable multivibrators is the
set-rest (SR) flip-flop. The basic SR flip-flop is an important bistable circuit
because all the other types of flip-flop are built from it. The SR flip-flop is
constructed using two cross-coupled digital NAND gates such as the TTL
74LS00, or two cross-coupled digital, NOR gates such as the TTL 74LS02.

7. JK FLIP-FLOP
• The JK flip-flop is very similar in many ways to the previous SR flip-flop and
is probably the most used of all the flip-flop designs. The terms “J” and “K”
do not really mean or relate to any special description but where originally
used at the time of the flip-flops initial development because these two
letters are not used as part of any other digital device. For the JK flip-flop,
the “J” is equivalent to Set and the “K” is equivalent to Reset.

9. THE (DATA) D-TYPE FLIP-FLOP
• The D-type flip-flop or Data Latch has only one input referred to as
the “D”, or data input, plus a clock input, CLK along with the usual
two outputs, Q and Q. The D-type flip-flop transfers its digital data
between the input and its outputs, after a delay of one clock pulse
and so the “D” part is also referred to as a “delay” input.

11. T (TOGGLE) FLIP-FLOP
• The T flip-flop is also called toggle flip-flop. It is a change of the JK
flip-flop. The T flip flop is received by relating both inputs of a JK flip-
flop. The T flip-flop is received by relating the inputs 'J' and 'K'. When
T = 0, both AND gates are disabled.

12. https://slid
etodoc.co
m/5-5-
sequential-
circuit-
design-
procedure-
specificatio
n-
formulatio
n-2/
https://ww
w.electroni
cs-
tutorials.w

13. THE END!