Parth Pandya
2 SlideShares 3 Followers
Personal Information
Unternehmen/Arbeitsplatz
Hyderabad Area, India India
Beruf
Verification Engineer at Xilinx
Branche
Electronics / Computer Hardware
Info
Functional Verification Engineer with experience in development of verification environment, testcases for module and system level verification. Experience in understanding and debugging verilog behavioral design.
Kontaktdetails
Tags
uvm bit bash register model
Mehr anzeigen

Präsentationen

(2)

Sv assertion

Vor 11 Jahren • 506 Aufrufe

UVM Ral model usage

Vor 9 Jahren • 2954 Aufrufe

Gefällt mir

(1)

UVM Ral model usage

Parth Pandya • Vor 9 Jahren
Personal Information
Unternehmen/Arbeitsplatz
Hyderabad Area, India India
Beruf
Verification Engineer at Xilinx
Branche
Electronics / Computer Hardware
Info
Functional Verification Engineer with experience in development of verification environment, testcases for module and system level verification. Experience in understanding and debugging verilog behavioral design.
Tags
uvm bit bash register model
Mehr anzeigen