SlideShare ist ein Scribd-Unternehmen logo
1 von 43
Module-3
1
• A control memory is a part of the control unit.
• Control Memory is the storage in the microprogrammed control unit
to store the microprogram.
• Any computer that involves microprogrammed control consists of
two memories.
• They are the main memory and the control memory.
• Programs are usually stored in the main memory by the users.
Whenever the programs change, the data is also modified in the
main memory.
• They consist of machine instructions and data.
2
• The control memory consists of microprograms that are fixed
and cannot be modified frequently.
• They contain microinstructions that specify the internal control
signals required to execute register micro-operations.
3
4
• The Control memory address register specifies the address of the
micro-instruction.
• The Control memory is assumed to be a ROM, within which all
control information is permanently stored.
• The control register holds the microinstruction fetched from the
memory.
• The micro-instruction contains a control word that specifies one or
more micro-operations for the data processor.
• While the micro-operations are being executed, the next address is
computed in the next address generator circuit and then transferred
into the control address register to read the next microinstruction.
• The next address generator is often referred to as a micro-program
sequencer, as it determines the address sequence that is read from
control memory.
5
6
What is address sequencing in
computer architecture?
• Addressing sequence is able to increment the CAR (Control
address register).
• It provides the facility for subroutine calls and returns.
• A mappings process is provided by the addressing sequence from
the instructions bits to a control memory address.
7
What is address sequencing in
microprogrammed control?
• Microinstructions are stored in control memory in groups, with
each group specifying a routine.
• Each computer instruction has its own microprogram routine in
control memory to generate the microoperations that execute the
instruction.
8
9
10
Program Control Instructions
• A program control instruction changes address value in the PC and
hence the normal flow of execution.
• Change in PC causes a break in the execution of instructions.
• It is an important feature of the computers since it provides the control
over the flow of the program and provides the capability to branch to
different program segments.
11
12
Typical Program Control Instructions
• Branch (BR) and Jump (JMP) instructions are used sometimes
interchangeably but, they are different.
• Branch and Jump instructions usually differ in addressing modes.
• Usually Jump is used to refer to unconditional version of branch.
• Skip (SKP) instructions is used to skip one(next) instruction.
• It can be conditional or unconditional. It does not need an address
field.
13
• A conditional branch instruction is a branch instruction that may or
may not cause a transfer of control depending on the value of stored
bits in the PSR (processor status register).
• Each conditional branch instruction tests a different combination of
Status bits for a condition.
• If the condition is true, control is transferred to the effective address
(PC←Add). If the condition is false, the program continues with the
next instruction (PC←PC+1).
• Below is a list of Conditional Branch instructions, letter ‘N’ stands for
NOT.
14
Conditional Branch Instructions
• ‘C’ represents the carry, or borrow after arithmetic addition or
subtraction.
• ‘N’ represents the leftmost bit of the result of the operation i.e. sign
bit.
• ‘V’ is for overflow i.e. if the sign of the result is changed (inverted).
• ‘Z’ is for zero i.e., to check whether the result of an operation is zero
(Z=1) or not zero (Z=0).
15
16
• This mapping consists of placing a 0 in the most significant
bit of the address, transferring the four operation code bits,
and clearing the two least significant bits of the control
address register.
• This provides for each computer instruction a micro-program
routine with a capacity of four microinstructions.
17
18
19
Subroutine
• A set of instructions that are used repeatedly in a program can be
referred to as Subroutine.
• Only one copy of this Instruction is stored in the memory. When a
Subroutine is required it can be called many times during the Execution
of a particular program.
20
21
• Control Unit is the part of the computer's central processing unit
(CPU), which directs the operation of the processor.
22
What are the characteristics of a control
unit?
• The control unit uses circuitry to control the actions of the processor.
• The control unit handles all input and output to and from the
processor.
• It interprets and executes instructions sequentially, guides data flow,
regulates and controls timing, and sends and receives control signals
from other devices.
23
What is the purpose of control unit?
• The control unit controls and monitors communications between the
hardware attached to the computer.
• It controls the input and output of data, checks that signals have been
delivered successfully, and makes sure that data goes to the correct place
at the correct time.
24
What is the control unit used for?
The Function of Control Unit
• It coordinates the flow of data out of, into, and between the various
subunits of a processor.
• It understands commands and instructions.
• It regulates the flow of data within the processor.
• It accepts external commands or instructions, which it turns into a series
of control signals.
25
• CPU is the brain of the computer.
• All types of data processing operations and all the important functions of a
computer are performed by the CPU.
• It helps input and output devices to communicate with each other and perform
their respective operations.
• It also stores data which is input, intermediate results in between processing, and
instructions.
26
What is CPU organization in computer
architecture?
CPU is organized with
• Program Counter (PC),
• Instruction Register (IR),
• Instruction Decoder,
• Control Unit,
• Arithmetic Logic Unit (ALU),
• Registers,
• Buses.
27
What are 3 types of registers in CPU?
• memory address register (MAR)
• memory data register (MDR)
• current instruction register (CIR)
28
Introduction:CPU
29
30
31
32
• A register is a unique high-speed storage area in the CPU.
• Registers implement two important functions in the CPU operation:
• It can support a temporary storage location for data and fast access to
the data if required.
• It can save the status of the CPU and data about the implementing
program.
33
Major Components of CPU:
1. Storage Components-register
2.Execution Components-ALU
3.Transfer Components-Bus
4.Control Components: Control Unit
34
• Generally CPU has seven general registers.
• Register organization show how registers are selected and data flow
between register and ALU.
35
36
Example:
• To perform the operation R3=R1+R2 We need to provide following
binary selection variable to the select inputs
• MUX A Selector( SELA): 001 –To place the contents of R1 into bus A
• MUX B Selector(SELB):010- To place the contents of R2 into bus B
• ALU operation Selector(OPR): To perform the arithmetic addition A+B
• Decoder Destination Selector(SEL D):011-To place the result available on
output bus in R3
37
38
Control Word:
• The combined value of a binary selection inputs specifies the control
word.
• Control words for all micro operation are stored in the control
memory.
• It consist of four fields SELA, SELB, and SELD contains three bit each
and OPR field contains five bits.
• Therefore, the total bits in the control word are 14
39
40
41
42
Example:
43

Weitere ähnliche Inhalte

Ähnlich wie computer architecture

conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxjbri1395
 
Computer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organizationComputer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organizationAmrutaMehata
 
310471266 chapter-7-notes-computer-organization
310471266 chapter-7-notes-computer-organization310471266 chapter-7-notes-computer-organization
310471266 chapter-7-notes-computer-organizationsrinoni
 
COMPUTER ORGANIZATION NOTES Unit 7
COMPUTER ORGANIZATION NOTES Unit 7COMPUTER ORGANIZATION NOTES Unit 7
COMPUTER ORGANIZATION NOTES Unit 7Dr.MAYA NAYAK
 
Microarchitecture
MicroarchitectureMicroarchitecture
Microarchitecturemeashi
 
Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2parthivrathodlits
 
F453 computer science fde cycle
F453 computer science fde cycleF453 computer science fde cycle
F453 computer science fde cycleMark Gibbs
 
Computer_Organization and architecture _unit 1.pptx
Computer_Organization and architecture _unit 1.pptxComputer_Organization and architecture _unit 1.pptx
Computer_Organization and architecture _unit 1.pptxManimegalaM3
 
chapter3_CA.pptt nnnnnnnnnnnnnnnnnnnnnnn
chapter3_CA.pptt nnnnnnnnnnnnnnnnnnnnnnnchapter3_CA.pptt nnnnnnnnnnnnnnnnnnnnnnn
chapter3_CA.pptt nnnnnnnnnnnnnnnnnnnnnnnNineTo1
 
Computer organisation and architecture module 1
Computer organisation and architecture module 1Computer organisation and architecture module 1
Computer organisation and architecture module 1abinrj123
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Subhasis Dash
 
3 4- computer organization and archietecture- COA- CO- Computer organization
3 4- computer organization and archietecture- COA- CO- Computer organization3 4- computer organization and archietecture- COA- CO- Computer organization
3 4- computer organization and archietecture- COA- CO- Computer organizationJay Patel
 
Block diagram of a computer
Block diagram of a computerBlock diagram of a computer
Block diagram of a computerQsrealm
 

Ähnlich wie computer architecture (20)

conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptx
 
Control unit
Control unit Control unit
Control unit
 
Computer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organizationComputer Organization : CPU, Memory and I/O organization
Computer Organization : CPU, Memory and I/O organization
 
Digital-Unit-III.ppt
Digital-Unit-III.pptDigital-Unit-III.ppt
Digital-Unit-III.ppt
 
Unit 2.1. cpu
Unit 2.1. cpuUnit 2.1. cpu
Unit 2.1. cpu
 
310471266 chapter-7-notes-computer-organization
310471266 chapter-7-notes-computer-organization310471266 chapter-7-notes-computer-organization
310471266 chapter-7-notes-computer-organization
 
COMPUTER ORGANIZATION NOTES Unit 7
COMPUTER ORGANIZATION NOTES Unit 7COMPUTER ORGANIZATION NOTES Unit 7
COMPUTER ORGANIZATION NOTES Unit 7
 
Microarchitecture
MicroarchitectureMicroarchitecture
Microarchitecture
 
Cao u1
Cao u1Cao u1
Cao u1
 
THE PROCESSOR
THE PROCESSORTHE PROCESSOR
THE PROCESSOR
 
Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2Computer Organization & Architecture (COA) Unit 2
Computer Organization & Architecture (COA) Unit 2
 
F453 computer science fde cycle
F453 computer science fde cycleF453 computer science fde cycle
F453 computer science fde cycle
 
Computer_Organization and architecture _unit 1.pptx
Computer_Organization and architecture _unit 1.pptxComputer_Organization and architecture _unit 1.pptx
Computer_Organization and architecture _unit 1.pptx
 
chapter3_CA.pptt nnnnnnnnnnnnnnnnnnnnnnn
chapter3_CA.pptt nnnnnnnnnnnnnnnnnnnnnnnchapter3_CA.pptt nnnnnnnnnnnnnnnnnnnnnnn
chapter3_CA.pptt nnnnnnnnnnnnnnnnnnnnnnn
 
Computer organisation and architecture module 1
Computer organisation and architecture module 1Computer organisation and architecture module 1
Computer organisation and architecture module 1
 
Chapter 8
Chapter 8Chapter 8
Chapter 8
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
 
3 4- computer organization and archietecture- COA- CO- Computer organization
3 4- computer organization and archietecture- COA- CO- Computer organization3 4- computer organization and archietecture- COA- CO- Computer organization
3 4- computer organization and archietecture- COA- CO- Computer organization
 
Block diagram of a computer
Block diagram of a computerBlock diagram of a computer
Block diagram of a computer
 
CAO.pptx
CAO.pptxCAO.pptx
CAO.pptx
 

Mehr von Pandiya Rajan

Mehr von Pandiya Rajan (20)

CICD.pptx
CICD.pptxCICD.pptx
CICD.pptx
 
HTML-Advance.pptx
HTML-Advance.pptxHTML-Advance.pptx
HTML-Advance.pptx
 
css1.pptx
css1.pptxcss1.pptx
css1.pptx
 
HTML-Basic.pptx
HTML-Basic.pptxHTML-Basic.pptx
HTML-Basic.pptx
 
UNIT-I Introduction to CICD.pptx
UNIT-I Introduction to CICD.pptxUNIT-I Introduction to CICD.pptx
UNIT-I Introduction to CICD.pptx
 
UNIT-I Introduction to Ansible.pptx
UNIT-I Introduction to Ansible.pptxUNIT-I Introduction to Ansible.pptx
UNIT-I Introduction to Ansible.pptx
 
UNIT-I Introduction to CICD.pptx
UNIT-I Introduction to CICD.pptxUNIT-I Introduction to CICD.pptx
UNIT-I Introduction to CICD.pptx
 
page_fault pbm.ppt
page_fault pbm.pptpage_fault pbm.ppt
page_fault pbm.ppt
 
process syn.ppt
process syn.pptprocess syn.ppt
process syn.ppt
 
Selenium.pptx
Selenium.pptxSelenium.pptx
Selenium.pptx
 
selinuxbasicusage.pptx
selinuxbasicusage.pptxselinuxbasicusage.pptx
selinuxbasicusage.pptx
 
lvm.pptx
lvm.pptxlvm.pptx
lvm.pptx
 
SSH.ppt
SSH.pptSSH.ppt
SSH.ppt
 
environmentalpollution-.pptx
environmentalpollution-.pptxenvironmentalpollution-.pptx
environmentalpollution-.pptx
 
DM.pptx
DM.pptxDM.pptx
DM.pptx
 
thermal pollution.pptx
thermal pollution.pptxthermal pollution.pptx
thermal pollution.pptx
 
marinepollution.pptx
marinepollution.pptxmarinepollution.pptx
marinepollution.pptx
 
logical volume manager.ppt
logical volume manager.pptlogical volume manager.ppt
logical volume manager.ppt
 
Presentation1.pptx
Presentation1.pptxPresentation1.pptx
Presentation1.pptx
 
c-c++-java-python programs.docx
c-c++-java-python programs.docxc-c++-java-python programs.docx
c-c++-java-python programs.docx
 

Kürzlich hochgeladen

Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphThiyagu K
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityGeoBlogs
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdfQucHHunhnh
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.christianmathematics
 
Gardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch LetterGardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch LetterMateoGardella
 
psychiatric nursing HISTORY COLLECTION .docx
psychiatric  nursing HISTORY  COLLECTION  .docxpsychiatric  nursing HISTORY  COLLECTION  .docx
psychiatric nursing HISTORY COLLECTION .docxPoojaSen20
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfagholdier
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactdawncurless
 
Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.MateoGardella
 
Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfAyushMahapatra5
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Celine George
 
Unit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptxUnit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptxVishalSingh1417
 
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...Shubhangi Sonawane
 
SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...
SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...
SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...KokoStevan
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introductionMaksud Ahmed
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactPECB
 
An Overview of Mutual Funds Bcom Project.pdf
An Overview of Mutual Funds Bcom Project.pdfAn Overview of Mutual Funds Bcom Project.pdf
An Overview of Mutual Funds Bcom Project.pdfSanaAli374401
 

Kürzlich hochgeladen (20)

Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot Graph
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activity
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.
 
Gardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch LetterGardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch Letter
 
psychiatric nursing HISTORY COLLECTION .docx
psychiatric  nursing HISTORY  COLLECTION  .docxpsychiatric  nursing HISTORY  COLLECTION  .docx
psychiatric nursing HISTORY COLLECTION .docx
 
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptxINDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdf
 
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impact
 
Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.
 
Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdf
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17
 
Unit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptxUnit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptx
 
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
 
SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...
SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...
SECOND SEMESTER TOPIC COVERAGE SY 2023-2024 Trends, Networks, and Critical Th...
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introduction
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
An Overview of Mutual Funds Bcom Project.pdf
An Overview of Mutual Funds Bcom Project.pdfAn Overview of Mutual Funds Bcom Project.pdf
An Overview of Mutual Funds Bcom Project.pdf
 
Advance Mobile Application Development class 07
Advance Mobile Application Development class 07Advance Mobile Application Development class 07
Advance Mobile Application Development class 07
 

computer architecture

  • 2. • A control memory is a part of the control unit. • Control Memory is the storage in the microprogrammed control unit to store the microprogram. • Any computer that involves microprogrammed control consists of two memories. • They are the main memory and the control memory. • Programs are usually stored in the main memory by the users. Whenever the programs change, the data is also modified in the main memory. • They consist of machine instructions and data. 2
  • 3. • The control memory consists of microprograms that are fixed and cannot be modified frequently. • They contain microinstructions that specify the internal control signals required to execute register micro-operations. 3
  • 4. 4
  • 5. • The Control memory address register specifies the address of the micro-instruction. • The Control memory is assumed to be a ROM, within which all control information is permanently stored. • The control register holds the microinstruction fetched from the memory. • The micro-instruction contains a control word that specifies one or more micro-operations for the data processor. • While the micro-operations are being executed, the next address is computed in the next address generator circuit and then transferred into the control address register to read the next microinstruction. • The next address generator is often referred to as a micro-program sequencer, as it determines the address sequence that is read from control memory. 5
  • 6. 6
  • 7. What is address sequencing in computer architecture? • Addressing sequence is able to increment the CAR (Control address register). • It provides the facility for subroutine calls and returns. • A mappings process is provided by the addressing sequence from the instructions bits to a control memory address. 7
  • 8. What is address sequencing in microprogrammed control? • Microinstructions are stored in control memory in groups, with each group specifying a routine. • Each computer instruction has its own microprogram routine in control memory to generate the microoperations that execute the instruction. 8
  • 9. 9
  • 10. 10
  • 11. Program Control Instructions • A program control instruction changes address value in the PC and hence the normal flow of execution. • Change in PC causes a break in the execution of instructions. • It is an important feature of the computers since it provides the control over the flow of the program and provides the capability to branch to different program segments. 11
  • 12. 12
  • 13. Typical Program Control Instructions • Branch (BR) and Jump (JMP) instructions are used sometimes interchangeably but, they are different. • Branch and Jump instructions usually differ in addressing modes. • Usually Jump is used to refer to unconditional version of branch. • Skip (SKP) instructions is used to skip one(next) instruction. • It can be conditional or unconditional. It does not need an address field. 13
  • 14. • A conditional branch instruction is a branch instruction that may or may not cause a transfer of control depending on the value of stored bits in the PSR (processor status register). • Each conditional branch instruction tests a different combination of Status bits for a condition. • If the condition is true, control is transferred to the effective address (PC←Add). If the condition is false, the program continues with the next instruction (PC←PC+1). • Below is a list of Conditional Branch instructions, letter ‘N’ stands for NOT. 14
  • 15. Conditional Branch Instructions • ‘C’ represents the carry, or borrow after arithmetic addition or subtraction. • ‘N’ represents the leftmost bit of the result of the operation i.e. sign bit. • ‘V’ is for overflow i.e. if the sign of the result is changed (inverted). • ‘Z’ is for zero i.e., to check whether the result of an operation is zero (Z=1) or not zero (Z=0). 15
  • 16. 16
  • 17. • This mapping consists of placing a 0 in the most significant bit of the address, transferring the four operation code bits, and clearing the two least significant bits of the control address register. • This provides for each computer instruction a micro-program routine with a capacity of four microinstructions. 17
  • 18. 18
  • 19. 19
  • 20. Subroutine • A set of instructions that are used repeatedly in a program can be referred to as Subroutine. • Only one copy of this Instruction is stored in the memory. When a Subroutine is required it can be called many times during the Execution of a particular program. 20
  • 21. 21
  • 22. • Control Unit is the part of the computer's central processing unit (CPU), which directs the operation of the processor. 22
  • 23. What are the characteristics of a control unit? • The control unit uses circuitry to control the actions of the processor. • The control unit handles all input and output to and from the processor. • It interprets and executes instructions sequentially, guides data flow, regulates and controls timing, and sends and receives control signals from other devices. 23
  • 24. What is the purpose of control unit? • The control unit controls and monitors communications between the hardware attached to the computer. • It controls the input and output of data, checks that signals have been delivered successfully, and makes sure that data goes to the correct place at the correct time. 24
  • 25. What is the control unit used for? The Function of Control Unit • It coordinates the flow of data out of, into, and between the various subunits of a processor. • It understands commands and instructions. • It regulates the flow of data within the processor. • It accepts external commands or instructions, which it turns into a series of control signals. 25
  • 26. • CPU is the brain of the computer. • All types of data processing operations and all the important functions of a computer are performed by the CPU. • It helps input and output devices to communicate with each other and perform their respective operations. • It also stores data which is input, intermediate results in between processing, and instructions. 26
  • 27. What is CPU organization in computer architecture? CPU is organized with • Program Counter (PC), • Instruction Register (IR), • Instruction Decoder, • Control Unit, • Arithmetic Logic Unit (ALU), • Registers, • Buses. 27
  • 28. What are 3 types of registers in CPU? • memory address register (MAR) • memory data register (MDR) • current instruction register (CIR) 28
  • 30. 30
  • 31. 31
  • 32. 32
  • 33. • A register is a unique high-speed storage area in the CPU. • Registers implement two important functions in the CPU operation: • It can support a temporary storage location for data and fast access to the data if required. • It can save the status of the CPU and data about the implementing program. 33
  • 34. Major Components of CPU: 1. Storage Components-register 2.Execution Components-ALU 3.Transfer Components-Bus 4.Control Components: Control Unit 34
  • 35. • Generally CPU has seven general registers. • Register organization show how registers are selected and data flow between register and ALU. 35
  • 36. 36
  • 37. Example: • To perform the operation R3=R1+R2 We need to provide following binary selection variable to the select inputs • MUX A Selector( SELA): 001 –To place the contents of R1 into bus A • MUX B Selector(SELB):010- To place the contents of R2 into bus B • ALU operation Selector(OPR): To perform the arithmetic addition A+B • Decoder Destination Selector(SEL D):011-To place the result available on output bus in R3 37
  • 38. 38
  • 39. Control Word: • The combined value of a binary selection inputs specifies the control word. • Control words for all micro operation are stored in the control memory. • It consist of four fields SELA, SELB, and SELD contains three bit each and OPR field contains five bits. • Therefore, the total bits in the control word are 14 39
  • 40. 40
  • 41. 41
  • 42. 42