SlideShare ist ein Scribd-Unternehmen logo

07 Input Output

•Als PPT, PDF herunterladen•
•
J
Jeanie Delos Arcos
1 von 63
William Stallings Computer Organization and Architecture 7 th Edition Chapter 7 Input/Output
Input/Output Problems ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Input/Output Module ,[object Object],[object Object]
Generic Model of I/O Module
External Devices ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
External Device Block Diagram
I/O Module Function ,[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Steps ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Module Diagram
I/O Module Decisions ,[object Object],[object Object],[object Object],[object Object],[object Object]
Input Output Techniques ,[object Object],[object Object],[object Object]
Three Techniques for Input of a Block of Data
Programmed I/O ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Programmed I/O - detail ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Commands ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Addressing I/O Devices ,[object Object],[object Object],[object Object]
I/O Mapping ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Memory Mapped and Isolated I/O
Interrupt Driven I/O ,[object Object],[object Object],[object Object]
Interrupt Driven I/O Basic Operation ,[object Object],[object Object],[object Object],[object Object],[object Object]
Simple Interrupt Processing
CPU Viewpoint ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Changes in Memory and Registers for an Interrupt
Design Issues ,[object Object],[object Object],[object Object]
Identifying Interrupting Module (1) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Identifying Interrupting Module (2) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Multiple Interrupts ,[object Object],[object Object],[object Object]
Example - PC Bus ,[object Object],[object Object],[object Object]
Sequence of Events ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
ISA Bus Interrupt System ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
82C59A Interrupt Controller
Intel 82C55A Programmable Peripheral Interface
Keyboard/Display Interfaces to 82C55A
Direct Memory Access ,[object Object],[object Object],[object Object],[object Object]
DMA Function ,[object Object],[object Object]
Typical DMA Module Diagram
DMA Operation ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
DMA Transfer Cycle Stealing ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
DMA and Interrupt Breakpoints During an Instruction Cycle
Aside ,[object Object],[object Object],[object Object]
DMA Configurations (1) ,[object Object],[object Object],[object Object],[object Object]
DMA Configurations (2) ,[object Object],[object Object],[object Object],[object Object],[object Object]
DMA Configurations (3) ,[object Object],[object Object],[object Object],[object Object],[object Object]
Intel 8237A DMA Controller ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
8237 DMA Usage of Systems Bus
Fly-By ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Channels ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Channel Architecture
Interfacing ,[object Object],[object Object],[object Object],[object Object]
IEEE 1394 FireWire ,[object Object],[object Object],[object Object],[object Object],[object Object]
FireWire Configuration ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Simple FireWire Configuration
FireWire 3 Layer Stack ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FireWire Protocol Stack
FireWire - Physical Layer ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FireWire - Link Layer ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FireWire Subactions
InfiniBand ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
InfiniBand Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
InfiniBand Switch Fabric
InfiniBand Operation ,[object Object],[object Object],[object Object],[object Object],[object Object]
InfiniBand Protocol Stack
Foreground Reading ,[object Object],[object Object]

Empfohlen

Input & Output
Input & OutputInput & Output
Input & OutputDilum Bandara
 
Multiprocessor
MultiprocessorMultiprocessor
MultiprocessorNeel Patel
 
16 control unit
16 control unit16 control unit
16 control unitdilip kumar
 
Instruction Formats
Instruction FormatsInstruction Formats
Instruction FormatsRaaviKapoor
 
Cache memory ppt
Cache memory ppt Cache memory ppt
Cache memory ppt Arpita Naik
 
Processor organization & register organization
Processor organization & register organizationProcessor organization & register organization
Processor organization & register organizationGhanshyam Patel
 
Cs8493 unit 4
Cs8493 unit 4Cs8493 unit 4
Cs8493 unit 4Kathirvel Ayyaswamy
 
Computer architecture control unit
Computer architecture control unitComputer architecture control unit
Computer architecture control unitMazin Alwaaly
 

Empfohlen

Input & Output
Input & OutputInput & Output
Input & OutputDilum Bandara
 
Multiprocessor
MultiprocessorMultiprocessor
MultiprocessorNeel Patel
 
16 control unit
16 control unit16 control unit
16 control unitdilip kumar
 
Instruction Formats
Instruction FormatsInstruction Formats
Instruction FormatsRaaviKapoor
 
Cache memory ppt
Cache memory ppt Cache memory ppt
Cache memory ppt Arpita Naik
 
Processor organization & register organization
Processor organization & register organizationProcessor organization & register organization
Processor organization & register organizationGhanshyam Patel
 
Cs8493 unit 4
Cs8493 unit 4Cs8493 unit 4
Cs8493 unit 4Kathirvel Ayyaswamy
 
Computer architecture control unit
Computer architecture control unitComputer architecture control unit
Computer architecture control unitMazin Alwaaly
 
Clock and clock cycle in processor architecture
Clock and clock cycle in processor architectureClock and clock cycle in processor architecture
Clock and clock cycle in processor architecturegogii6789
 
Bus and memory transfer
Bus and memory transferBus and memory transfer
Bus and memory transferAnil Pokhrel
 
IO Techniques in Computer Organization
IO Techniques in Computer OrganizationIO Techniques in Computer Organization
IO Techniques in Computer OrganizationOm Prakash
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and ArchitectureVinit Raut
 
Program control
Program controlProgram control
Program controlRahul Narang
 
Chapter 2 - Computer Evolution and Performance
Chapter 2 - Computer Evolution and PerformanceChapter 2 - Computer Evolution and Performance
Chapter 2 - Computer Evolution and PerformanceCésar de Souza
 
Central processing unit and stack organization r013
Central processing unit and stack organization r013Central processing unit and stack organization r013
Central processing unit and stack organization r013arunachalamr16
 
Chapter 8 : Memory
Chapter 8 : MemoryChapter 8 : Memory
Chapter 8 : MemoryAmin Omi
 
Micro programmed control
Micro programmed controlMicro programmed control
Micro programmed controlShashank Singh
 
cache memory
cache memory cache memory
cache memoryNAHID HASAN
 
Chapter 1
Chapter 1Chapter 1
Chapter 1Ashhad Kamal
 
DMA operation
DMA operationDMA operation
DMA operationImran Khan
 
Computer architecture instruction formats
Computer architecture instruction formatsComputer architecture instruction formats
Computer architecture instruction formatsMazin Alwaaly
 
06 External Memory
06 External Memory06 External Memory
06 External MemoryJeanie Delos Arcos
 
Assembly Language and microprocessor
Assembly Language and microprocessorAssembly Language and microprocessor
Assembly Language and microprocessorKhaled Sany
 
Multi core processors
Multi core processorsMulti core processors
Multi core processorsAdithya Bhat
 
Io techniques & its types
Io techniques & its typesIo techniques & its types
Io techniques & its typesNehal Naik
 
message passing vs shared memory
message passing vs shared memorymessage passing vs shared memory
message passing vs shared memoryHamza Zahid
 
Computer architecture
Computer architectureComputer architecture
Computer architectureZuhaib Zaroon
 
Parallel processing
Parallel processingParallel processing
Parallel processingSyed Zaid Irshad
 
Input-Output Modules
Input-Output ModulesInput-Output Modules
Input-Output ModulesMukesh Tekwani
 
Input output organization
Input output organizationInput output organization
Input output organizationabdulugc
 

Weitere ähnliche Inhalte

Was ist angesagt?

Clock and clock cycle in processor architecture
Clock and clock cycle in processor architectureClock and clock cycle in processor architecture
Clock and clock cycle in processor architecturegogii6789
 
Bus and memory transfer
Bus and memory transferBus and memory transfer
Bus and memory transferAnil Pokhrel
 
IO Techniques in Computer Organization
IO Techniques in Computer OrganizationIO Techniques in Computer Organization
IO Techniques in Computer OrganizationOm Prakash
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and ArchitectureVinit Raut
 
Chapter 2 - Computer Evolution and Performance
Chapter 2 - Computer Evolution and PerformanceChapter 2 - Computer Evolution and Performance
Chapter 2 - Computer Evolution and PerformanceCésar de Souza
 
Central processing unit and stack organization r013
Central processing unit and stack organization r013Central processing unit and stack organization r013
Central processing unit and stack organization r013arunachalamr16
 
Chapter 8 : Memory
Chapter 8 : MemoryChapter 8 : Memory
Chapter 8 : MemoryAmin Omi
 
Micro programmed control
Micro programmed controlMicro programmed control
Micro programmed controlShashank Singh
 
Computer architecture instruction formats
Computer architecture instruction formatsComputer architecture instruction formats
Computer architecture instruction formatsMazin Alwaaly
 
Assembly Language and microprocessor
Assembly Language and microprocessorAssembly Language and microprocessor
Assembly Language and microprocessorKhaled Sany
 
Multi core processors
Multi core processorsMulti core processors
Multi core processorsAdithya Bhat
 
Io techniques & its types
Io techniques & its typesIo techniques & its types
Io techniques & its typesNehal Naik
 
message passing vs shared memory
message passing vs shared memorymessage passing vs shared memory
message passing vs shared memoryHamza Zahid
 
Computer architecture
Computer architectureComputer architecture
Computer architectureZuhaib Zaroon
 

Was ist angesagt? (20)

Clock and clock cycle in processor architecture
Clock and clock cycle in processor architectureClock and clock cycle in processor architecture
Clock and clock cycle in processor architecture
 
Bus and memory transfer
Bus and memory transferBus and memory transfer
Bus and memory transfer
 
IO Techniques in Computer Organization
IO Techniques in Computer OrganizationIO Techniques in Computer Organization
IO Techniques in Computer Organization
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and Architecture
 
Program control
Program controlProgram control
Program control
 
Chapter 2 - Computer Evolution and Performance
Chapter 2 - Computer Evolution and PerformanceChapter 2 - Computer Evolution and Performance
Chapter 2 - Computer Evolution and Performance
 
Central processing unit and stack organization r013
Central processing unit and stack organization r013Central processing unit and stack organization r013
Central processing unit and stack organization r013
 
Chapter 8 : Memory
Chapter 8 : MemoryChapter 8 : Memory
Chapter 8 : Memory
 
Micro programmed control
Micro programmed controlMicro programmed control
Micro programmed control
 
cache memory
cache memory cache memory
cache memory
 
Chapter 1
Chapter 1Chapter 1
Chapter 1
 
DMA operation
DMA operationDMA operation
DMA operation
 
Computer architecture instruction formats
Computer architecture instruction formatsComputer architecture instruction formats
Computer architecture instruction formats
 
06 External Memory
06 External Memory06 External Memory
06 External Memory
 
Assembly Language and microprocessor
Assembly Language and microprocessorAssembly Language and microprocessor
Assembly Language and microprocessor
 
Multi core processors
Multi core processorsMulti core processors
Multi core processors
 
Io techniques & its types
Io techniques & its typesIo techniques & its types
Io techniques & its types
 
message passing vs shared memory
message passing vs shared memorymessage passing vs shared memory
message passing vs shared memory
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Parallel processing
Parallel processingParallel processing
Parallel processing
 

Andere mochten auch

Input output organization
Input output organizationInput output organization
Input output organizationabdulugc
 
Input output in computer Orgranization and architecture
Input output in computer Orgranization and architectureInput output in computer Orgranization and architecture
Input output in computer Orgranization and architecturevikram patel
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output OrganizationKamal Acharya
 
Wk 4 top_level_view_of_computer_function_and_interconnection
Wk 4 top_level_view_of_computer_function_and_interconnectionWk 4 top_level_view_of_computer_function_and_interconnection
Wk 4 top_level_view_of_computer_function_and_interconnectionlimyamahgoub
 
Input Output - Computer Architecture
Input Output - Computer ArchitectureInput Output - Computer Architecture
Input Output - Computer ArchitectureMaruf Abdullah (Rion)
 
Thunderbolt by amit
Thunderbolt by amitThunderbolt by amit
Thunderbolt by amitAmit Sinha
 
Arm architecture
Arm architectureArm architecture
Arm architectureMinYeop Na
 
Computer oganization input-output
Computer oganization input-outputComputer oganization input-output
Computer oganization input-outputDeepak John
 

Andere mochten auch (20)

Input-Output Modules
Input-Output ModulesInput-Output Modules
Input-Output Modules
 
Input output organization
Input output organizationInput output organization
Input output organization
 
Input output module
Input output moduleInput output module
Input output module
 
Input output in computer Orgranization and architecture
Input output in computer Orgranization and architectureInput output in computer Orgranization and architecture
Input output in computer Orgranization and architecture
 
08 Operating System Support
08 Operating System Support08 Operating System Support
08 Operating System Support
 
04 Cache Memory
04 Cache Memory04 Cache Memory
04 Cache Memory
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
 
external_memory
external_memoryexternal_memory
external_memory
 
Wk 4 top_level_view_of_computer_function_and_interconnection
Wk 4 top_level_view_of_computer_function_and_interconnectionWk 4 top_level_view_of_computer_function_and_interconnection
Wk 4 top_level_view_of_computer_function_and_interconnection
 
Dma
DmaDma
Dma
 
internal_memory
internal_memoryinternal_memory
internal_memory
 
05 Internal Memory
05 Internal Memory05 Internal Memory
05 Internal Memory
 
Input Output - Computer Architecture
Input Output - Computer ArchitectureInput Output - Computer Architecture
Input Output - Computer Architecture
 
Icws
IcwsIcws
Icws
 
Peripheral 8245,16550&8237 dma controller
Peripheral 8245,16550&8237 dma controllerPeripheral 8245,16550&8237 dma controller
Peripheral 8245,16550&8237 dma controller
 
Thunderbolt by amit
Thunderbolt by amitThunderbolt by amit
Thunderbolt by amit
 
Arm architecture
Arm architectureArm architecture
Arm architecture
 
I/O Channel IBM 370
I/O Channel IBM 370I/O Channel IBM 370
I/O Channel IBM 370
 
Learn C
Learn CLearn C
Learn C
 
Computer oganization input-output
Computer oganization input-outputComputer oganization input-output
Computer oganization input-output
 

Ähnlich wie 07 Input Output

Chapter 6 input output
Chapter 6 input outputChapter 6 input output
Chapter 6 input outputrisal07
 
Computer function-and-interconnection 3
Computer function-and-interconnection 3Computer function-and-interconnection 3
Computer function-and-interconnection 3Mujaheed Sulantingan
 
Computer function-and-interconnection 3
Computer function-and-interconnection 3Computer function-and-interconnection 3
Computer function-and-interconnection 3Mujaheed Sulantingan
 
Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionCésar de Souza
 
Ch 3 System Buses
Ch 3 System BusesCh 3 System Buses
Ch 3 System BusesNestleJuco
 
Input/Output System (Part 2)
Input/Output System (Part 2) Input/Output System (Part 2)
Input/Output System (Part 2) Ajeng Savitri
 
discuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdfdiscuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdfinfo998421
 
Design an I/O system
Design an I/O systemDesign an I/O system
Design an I/O systemAARTHI SEETHA
 
Ch13 OS
Ch13 OSCh13 OS
Ch13 OSC.U
 

Ähnlich wie 07 Input Output (20)

Chapter 6
Chapter 6Chapter 6
Chapter 6
 
Chapter 6 input output
Chapter 6 input outputChapter 6 input output
Chapter 6 input output
 
Io system
Io systemIo system
Io system
 
Io system
Io systemIo system
Io system
 
Computer function-and-interconnection 3
Computer function-and-interconnection 3Computer function-and-interconnection 3
Computer function-and-interconnection 3
 
Computer function-and-interconnection 3
Computer function-and-interconnection 3Computer function-and-interconnection 3
Computer function-and-interconnection 3
 
Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and Interconection
 
Ch 3 95
Ch 3 95Ch 3 95
Ch 3 95
 
Ch 3 System Buses
Ch 3 System BusesCh 3 System Buses
Ch 3 System Buses
 
03 Buses
03 Buses03 Buses
03 Buses
 
Input/Output System (Part 2)
Input/Output System (Part 2) Input/Output System (Part 2)
Input/Output System (Part 2)
 
Counit2 2
Counit2 2Counit2 2
Counit2 2
 
discuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdfdiscuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdf
 
Chapter 4
Chapter 4Chapter 4
Chapter 4
 
Design an I/O system
Design an I/O systemDesign an I/O system
Design an I/O system
 
H n q & a
H n q & aH n q & a
H n q & a
 
I/O System
I/O SystemI/O System
I/O System
 
OSCh13
OSCh13OSCh13
OSCh13
 
OS_Ch13
OS_Ch13OS_Ch13
OS_Ch13
 
Ch13 OS
Ch13 OSCh13 OS
Ch13 OS
 

Mehr von Jeanie Delos Arcos

105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.pptJeanie Delos Arcos
 
02 Computer Evolution And Performance
02 Computer Evolution And Performance02 Computer Evolution And Performance
02 Computer Evolution And PerformanceJeanie Delos Arcos
 
10 Instruction Sets Characteristics
10 Instruction Sets Characteristics10 Instruction Sets Characteristics
10 Instruction Sets CharacteristicsJeanie Delos Arcos
 

Mehr von Jeanie Delos Arcos (20)

105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt
 
Chapter005
Chapter005Chapter005
Chapter005
 
Chapter008
Chapter008Chapter008
Chapter008
 
Chapter006
Chapter006Chapter006
Chapter006
 
Chapter004
Chapter004Chapter004
Chapter004
 
Chapter003
Chapter003Chapter003
Chapter003
 
Pentium II
Pentium IIPentium II
Pentium II
 
Celeron
CeleronCeleron
Celeron
 
80486
8048680486
80486
 
Pentium 3
Pentium 3Pentium 3
Pentium 3
 
02 Computer Evolution And Performance
02 Computer Evolution And Performance02 Computer Evolution And Performance
02 Computer Evolution And Performance
 
10 Instruction Sets Characteristics
10 Instruction Sets Characteristics10 Instruction Sets Characteristics
10 Instruction Sets Characteristics
 
09 Arithmetic
09 Arithmetic09 Arithmetic
09 Arithmetic
 
01 Introduction
01 Introduction01 Introduction
01 Introduction
 
ISM424 RM
ISM424 RMISM424 RM
ISM424 RM
 
Henz new
Henz newHenz new
Henz new
 
Honey
HoneyHoney
Honey
 
Taralets
TaraletsTaralets
Taralets
 
six part invention
six part inventionsix part invention
six part invention
 
Accidentally InLove
Accidentally InLoveAccidentally InLove
Accidentally InLove
 

07 Input Output