SlideShare ist ein Scribd-Unternehmen logo
1 von 17
Addressing
We would like to be able to
reference a large range of locations
in main memory or, for some
systems, virtual memory. To achieve
this objective, a variety of addressing
techniques has been employed.
Type of Addressing








Immediate
Direct
Indirect
Register
Register indirect
Displacement
Stack
Immediate Addressing
 operand is a part of instruction

 operand = address field
 e.g. ADD 5
—Add 5 to contents of accumulator
—5 is operand

 No memory reference to fetch data
 Fast
 Limited range
Direct Addressing
Address field contains address of operand
Effective address (EA) = address field (A)
e.g. ADD A —Add contents of cell A to accumulator
—Look in memory at address A for operand

Single memory reference to access data
No additional calculations to work out effective
address
Limited address space
Direct Addressing
Indirect Addressing
 Memory cell pointed to by address field contains the address of (pointer
to) the operand
 EA = (A)
—Look

in A, find address (A) and look there for operand

e.g. ADD (A)
—Add contents of cell pointed to by contents of A to accumulator

 Large address space
 2 𝑛 where n = word length
 May be nested, multilevel, cascaded

 —e.g. EA = (((A)))
 Multiple memory accesses to find operand
 Hence slower
Indirect Addressing
Register Addressing
 Operand is held in register named in address filed

 EA = R
 Limited number of registers
 Very small address field needed
—Shorter instructions

—Faster instruction fetch

 No memory access
 Very fast execution
 Very limited address space
 Multiple registers helps performance
—Requires good assembly programming or compiler writing
Register Addressing
Register Indirect Addressing
Similar to indirect addressing
EA = (R)
Operand is in memory cell pointed to by
contents of register R
Large address space (2 𝑛 )
One fewer memory access than indirect
addressing
Register Indirect Addressing
Displacement Addressing
EA = A + (R)
Address field hold two values
—A = base value
—R = register that holds displacement
—or vice versa
Displacement Addressing
Stack Addressing
Operand is (implicitly) on top of stack
e.g.
—ADD Pop top two items from stack and add

The stack mode of addressing is a form of implied
addressing
the machine instructions need not include a memory
reference but implicitly operate on top of stack.
Stack Addressing
Summary

Weitere ähnliche Inhalte

Was ist angesagt?

Computer Organisation - Addressing Modes
Computer Organisation - Addressing ModesComputer Organisation - Addressing Modes
Computer Organisation - Addressing ModesArunaDevi63
 
Relational Database Management System
Relational Database Management SystemRelational Database Management System
Relational Database Management Systemsweetysweety8
 
Computer architecture addressing modes and formats
Computer architecture addressing modes and formatsComputer architecture addressing modes and formats
Computer architecture addressing modes and formatsMazin Alwaaly
 
11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes Sher Shah Merkhel
 
10 Instruction Sets Characteristics
10  Instruction  Sets Characteristics10  Instruction  Sets Characteristics
10 Instruction Sets CharacteristicsJeanie Delos Arcos
 
Displacement addressing
Displacement addressingDisplacement addressing
Displacement addressingRajon
 
Computer Architecture and organization ppt.
Computer Architecture and organization ppt.Computer Architecture and organization ppt.
Computer Architecture and organization ppt.mali yogesh kumar
 
Data structure lecture 2
Data structure lecture 2Data structure lecture 2
Data structure lecture 2Kumar
 
PROLOG: Matching And Proof Search In Prolog
PROLOG: Matching And Proof Search In PrologPROLOG: Matching And Proof Search In Prolog
PROLOG: Matching And Proof Search In PrologDataminingTools Inc
 
Hash Tables in data Structure
Hash Tables in data StructureHash Tables in data Structure
Hash Tables in data StructureProf Ansari
 
Computer architecture instruction formats
Computer architecture instruction formatsComputer architecture instruction formats
Computer architecture instruction formatsMazin Alwaaly
 
Instruction Set (Part 2)
Instruction Set (Part 2)Instruction Set (Part 2)
Instruction Set (Part 2)Ajeng Savitri
 

Was ist angesagt? (20)

Computer Organisation - Addressing Modes
Computer Organisation - Addressing ModesComputer Organisation - Addressing Modes
Computer Organisation - Addressing Modes
 
Relational Database Management System
Relational Database Management SystemRelational Database Management System
Relational Database Management System
 
Computer architecture addressing modes and formats
Computer architecture addressing modes and formatsComputer architecture addressing modes and formats
Computer architecture addressing modes and formats
 
Hashing
HashingHashing
Hashing
 
Hashing 1
Hashing 1Hashing 1
Hashing 1
 
11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes
 
10 Instruction Sets Characteristics
10  Instruction  Sets Characteristics10  Instruction  Sets Characteristics
10 Instruction Sets Characteristics
 
Declarations
DeclarationsDeclarations
Declarations
 
Displacement addressing
Displacement addressingDisplacement addressing
Displacement addressing
 
Hashing
HashingHashing
Hashing
 
Computer Architecture and organization ppt.
Computer Architecture and organization ppt.Computer Architecture and organization ppt.
Computer Architecture and organization ppt.
 
Ch17 Hashing
Ch17 HashingCh17 Hashing
Ch17 Hashing
 
Data structure lecture 2
Data structure lecture 2Data structure lecture 2
Data structure lecture 2
 
Hashing
HashingHashing
Hashing
 
Rehashing
RehashingRehashing
Rehashing
 
PROLOG: Matching And Proof Search In Prolog
PROLOG: Matching And Proof Search In PrologPROLOG: Matching And Proof Search In Prolog
PROLOG: Matching And Proof Search In Prolog
 
Hash Tables in data Structure
Hash Tables in data StructureHash Tables in data Structure
Hash Tables in data Structure
 
addressing modes
addressing modesaddressing modes
addressing modes
 
Computer architecture instruction formats
Computer architecture instruction formatsComputer architecture instruction formats
Computer architecture instruction formats
 
Instruction Set (Part 2)
Instruction Set (Part 2)Instruction Set (Part 2)
Instruction Set (Part 2)
 

Andere mochten auch

02 addressing modes 6800
02 addressing modes 680002 addressing modes 6800
02 addressing modes 6800kashambabu
 
APNIC Update - Member Briefing
APNIC Update - Member BriefingAPNIC Update - Member Briefing
APNIC Update - Member BriefingAPNIC
 
Boundaries
BoundariesBoundaries
BoundariesThabedl
 
Innovation Clusters
Innovation ClustersInnovation Clusters
Innovation ClustersPierre PINET
 
Mjlm capability statement 2015
Mjlm capability statement   2015Mjlm capability statement   2015
Mjlm capability statement 2015Allison Marie Rhen
 
Doctor Alcohol - Navidad 2015
Doctor Alcohol - Navidad 2015Doctor Alcohol - Navidad 2015
Doctor Alcohol - Navidad 2015Lujan De Felice
 
Email Marketing ROI Calculator
Email Marketing ROI CalculatorEmail Marketing ROI Calculator
Email Marketing ROI CalculatorDemand Metric
 
LCMC: Email address acquisition
LCMC: Email address acquisition LCMC: Email address acquisition
LCMC: Email address acquisition BlueHornet
 
Recipes by bulgarian team
Recipes by bulgarian teamRecipes by bulgarian team
Recipes by bulgarian teamMehmet BOLAT
 
Email asking for permission
Email asking for permissionEmail asking for permission
Email asking for permissionThatMediaGuy
 
Inteligencia artificial
Inteligencia artificialInteligencia artificial
Inteligencia artificialmauricio1833
 
Understanding your Client 2015
Understanding your Client 2015Understanding your Client 2015
Understanding your Client 2015Peter Roman
 

Andere mochten auch (20)

02 addressing modes 6800
02 addressing modes 680002 addressing modes 6800
02 addressing modes 6800
 
Hardwired control
Hardwired controlHardwired control
Hardwired control
 
APNIC Update - Member Briefing
APNIC Update - Member BriefingAPNIC Update - Member Briefing
APNIC Update - Member Briefing
 
Boundaries
BoundariesBoundaries
Boundaries
 
Innovation Clusters
Innovation ClustersInnovation Clusters
Innovation Clusters
 
Mjlm capability statement 2015
Mjlm capability statement   2015Mjlm capability statement   2015
Mjlm capability statement 2015
 
Doctor Alcohol - Navidad 2015
Doctor Alcohol - Navidad 2015Doctor Alcohol - Navidad 2015
Doctor Alcohol - Navidad 2015
 
Email Marketing ROI Calculator
Email Marketing ROI CalculatorEmail Marketing ROI Calculator
Email Marketing ROI Calculator
 
LCMC: Email address acquisition
LCMC: Email address acquisition LCMC: Email address acquisition
LCMC: Email address acquisition
 
Analytical
AnalyticalAnalytical
Analytical
 
Re Adjusted Ccc
Re Adjusted CccRe Adjusted Ccc
Re Adjusted Ccc
 
Recipes by bulgarian team
Recipes by bulgarian teamRecipes by bulgarian team
Recipes by bulgarian team
 
Calibration
CalibrationCalibration
Calibration
 
Email asking for permission
Email asking for permissionEmail asking for permission
Email asking for permission
 
Bonus 2015
Bonus 2015Bonus 2015
Bonus 2015
 
Bhutan
Bhutan  Bhutan
Bhutan
 
Bacterial diseases
Bacterial diseasesBacterial diseases
Bacterial diseases
 
Inteligencia artificial
Inteligencia artificialInteligencia artificial
Inteligencia artificial
 
Understanding your Client 2015
Understanding your Client 2015Understanding your Client 2015
Understanding your Client 2015
 
Bio-email
Bio-emailBio-email
Bio-email
 

Ähnlich wie Addressing

Addressing modes
Addressing modesAddressing modes
Addressing modesAsif Iqbal
 
11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes dilip kumar
 
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086samirbharat77
 
Presentation of addressing mode presentation
Presentation of addressing mode presentationPresentation of addressing mode presentation
Presentation of addressing mode presentationkiranrawkey2912
 
11_ Instruction Sets addressing modes -1.ppt
11_ Instruction Sets addressing modes -1.ppt11_ Instruction Sets addressing modes -1.ppt
11_ Instruction Sets addressing modes -1.pptSuchikage
 
11_ Instruction Sets addressing modes .ppt
11_ Instruction Sets addressing modes .ppt11_ Instruction Sets addressing modes .ppt
11_ Instruction Sets addressing modes .pptSwarajKumarPradhan
 
Lec3 instructions branch carl hamcher
Lec3 instructions branch carl hamcher Lec3 instructions branch carl hamcher
Lec3 instructions branch carl hamcher Venkata Krishnakanth P
 
11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes Seshu Chakravarthy
 
11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes Kanika Thakur
 
Ch13- Inst Addressing Modes & Formats.pdf
Ch13- Inst Addressing Modes & Formats.pdfCh13- Inst Addressing Modes & Formats.pdf
Ch13- Inst Addressing Modes & Formats.pdfsaimawarsi
 
Compreport
CompreportCompreport
Compreportxdarlord
 
11_ InstructionSetsAddressingModes .pdf
11_ InstructionSetsAddressingModes .pdf11_ InstructionSetsAddressingModes .pdf
11_ InstructionSetsAddressingModes .pdfWilliamTom9
 
Unit 1 ca-introduction
Unit 1 ca-introductionUnit 1 ca-introduction
Unit 1 ca-introductionBBDITM LUCKNOW
 
(246431835) instruction set principles (2) (1)
(246431835) instruction set principles (2) (1)(246431835) instruction set principles (2) (1)
(246431835) instruction set principles (2) (1)Alveena Saleem
 
Addressing modes Breifly
Addressing modes BreiflyAddressing modes Breifly
Addressing modes BreiflyTahir Jalali
 
Central processing unit and stack organization r013
Central processing unit and stack organization   r013Central processing unit and stack organization   r013
Central processing unit and stack organization r013arunachalamr16
 

Ähnlich wie Addressing (20)

Addressing modes
Addressing modesAddressing modes
Addressing modes
 
11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes
 
Anshika 1111.pptx
Anshika 1111.pptxAnshika 1111.pptx
Anshika 1111.pptx
 
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
Addressing modes/Addressing Mode with illustration/ Addressing mode in 8086
 
Lecture 25
Lecture 25Lecture 25
Lecture 25
 
Presentation of addressing mode presentation
Presentation of addressing mode presentationPresentation of addressing mode presentation
Presentation of addressing mode presentation
 
11_ Instruction Sets addressing modes -1.ppt
11_ Instruction Sets addressing modes -1.ppt11_ Instruction Sets addressing modes -1.ppt
11_ Instruction Sets addressing modes -1.ppt
 
11_ Instruction Sets addressing modes .ppt
11_ Instruction Sets addressing modes .ppt11_ Instruction Sets addressing modes .ppt
11_ Instruction Sets addressing modes .ppt
 
Lec3 instructions branch carl hamcher
Lec3 instructions branch carl hamcher Lec3 instructions branch carl hamcher
Lec3 instructions branch carl hamcher
 
11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes
 
11 instruction sets addressing modes
11  instruction sets addressing modes 11  instruction sets addressing modes
11 instruction sets addressing modes
 
Ch13- Inst Addressing Modes & Formats.pdf
Ch13- Inst Addressing Modes & Formats.pdfCh13- Inst Addressing Modes & Formats.pdf
Ch13- Inst Addressing Modes & Formats.pdf
 
Compreport
CompreportCompreport
Compreport
 
Address
AddressAddress
Address
 
11_ InstructionSetsAddressingModes .pdf
11_ InstructionSetsAddressingModes .pdf11_ InstructionSetsAddressingModes .pdf
11_ InstructionSetsAddressingModes .pdf
 
Unit 1 ca-introduction
Unit 1 ca-introductionUnit 1 ca-introduction
Unit 1 ca-introduction
 
(246431835) instruction set principles (2) (1)
(246431835) instruction set principles (2) (1)(246431835) instruction set principles (2) (1)
(246431835) instruction set principles (2) (1)
 
Addressing modes Breifly
Addressing modes BreiflyAddressing modes Breifly
Addressing modes Breifly
 
Central processing unit and stack organization r013
Central processing unit and stack organization   r013Central processing unit and stack organization   r013
Central processing unit and stack organization r013
 
ADDRESSING MODES
ADDRESSING MODESADDRESSING MODES
ADDRESSING MODES
 

Mehr von Muhammad Ishaq

Mehr von Muhammad Ishaq (20)

Causality in special relativity
Causality in special relativityCausality in special relativity
Causality in special relativity
 
Business proposal
Business proposalBusiness proposal
Business proposal
 
Artificial neural network model & hidden layers in multilayer artificial neur...
Artificial neural network model & hidden layers in multilayer artificial neur...Artificial neural network model & hidden layers in multilayer artificial neur...
Artificial neural network model & hidden layers in multilayer artificial neur...
 
Artificial Neural Network
Artificial Neural NetworkArtificial Neural Network
Artificial Neural Network
 
Writting process
Writting processWritting process
Writting process
 
Business
Business Business
Business
 
Index
IndexIndex
Index
 
Brochures
BrochuresBrochures
Brochures
 
Dependencies
DependenciesDependencies
Dependencies
 
Input output
Input outputInput output
Input output
 
Multi core processor
Multi core processorMulti core processor
Multi core processor
 
Dram and its types
Dram and its typesDram and its types
Dram and its types
 
Micro operation control of processor
Micro operation control of processorMicro operation control of processor
Micro operation control of processor
 
Computer architecture overview
Computer architecture overviewComputer architecture overview
Computer architecture overview
 
Raid 1 3
Raid 1 3Raid 1 3
Raid 1 3
 
Multi processing
Multi processingMulti processing
Multi processing
 
Cache memory
Cache memoryCache memory
Cache memory
 
Cache memory
Cache memoryCache memory
Cache memory
 
Clusters
ClustersClusters
Clusters
 
Raid level 4
Raid level 4Raid level 4
Raid level 4
 

Addressing

  • 1.
  • 2. Addressing We would like to be able to reference a large range of locations in main memory or, for some systems, virtual memory. To achieve this objective, a variety of addressing techniques has been employed.
  • 4. Immediate Addressing  operand is a part of instruction  operand = address field  e.g. ADD 5 —Add 5 to contents of accumulator —5 is operand  No memory reference to fetch data  Fast  Limited range
  • 5. Direct Addressing Address field contains address of operand Effective address (EA) = address field (A) e.g. ADD A —Add contents of cell A to accumulator —Look in memory at address A for operand Single memory reference to access data No additional calculations to work out effective address Limited address space
  • 7. Indirect Addressing  Memory cell pointed to by address field contains the address of (pointer to) the operand  EA = (A) —Look in A, find address (A) and look there for operand e.g. ADD (A) —Add contents of cell pointed to by contents of A to accumulator  Large address space  2 𝑛 where n = word length  May be nested, multilevel, cascaded  —e.g. EA = (((A)))  Multiple memory accesses to find operand  Hence slower
  • 9. Register Addressing  Operand is held in register named in address filed  EA = R  Limited number of registers  Very small address field needed —Shorter instructions —Faster instruction fetch  No memory access  Very fast execution  Very limited address space  Multiple registers helps performance —Requires good assembly programming or compiler writing
  • 11. Register Indirect Addressing Similar to indirect addressing EA = (R) Operand is in memory cell pointed to by contents of register R Large address space (2 𝑛 ) One fewer memory access than indirect addressing
  • 13. Displacement Addressing EA = A + (R) Address field hold two values —A = base value —R = register that holds displacement —or vice versa
  • 15. Stack Addressing Operand is (implicitly) on top of stack e.g. —ADD Pop top two items from stack and add The stack mode of addressing is a form of implied addressing the machine instructions need not include a memory reference but implicitly operate on top of stack.