SlideShare ist ein Scribd-Unternehmen logo
1 von 22
Thermal Management
By using PLPCB technology with HEAVY Copper in PCB
www.eiconnect.com


      PLPCB



  What is PLPCB technology…..
  •PLPCB (PowerLink Printed Circuit Boards) technology allows multiple copper
  weights on the PCB for the Buss Bar Application.
  “PowerLink”
   “PowerLink” is defined as the use of 2 or more copper weights
   on the same external layer of a printed wiring board.
  What is Heavy / Extreme Copper……
  •“Heavy Copper” is defined as any circuit with a copper weight in excess
  of 4oz/ft2 on a printed circuit board.
        “Extreme Copper” refers to 10oz/ft2 to 50oz/ft2 (.014” to .07”).


Quality on Time: All the Time
www.eiconnect.com

      Why use Heavy Copper?



   Increased mechanical strength at connector sites and plated holes.
   Increase in cross-sectional area of conductors without increasing trace
       width or decreasing trace/trace spacing.
   Higher current carrying capacity in traces AND in through holes or vias.
   Use of high temperature dielectric materials to their full potential.
  •PowerLink PCB can reduced:
   In size reduction.
   To protect circuit failure when it’s NOT an option
   Reduce number of connectors w/PLPCB.


Quality on Time: All the Time
www.eiconnect.com




                    Design Considerations
                          For Heavy Copper and “PowerLink”
                                      circuits




Quality on Time: All the Time
www.eiconnect.com

      Board Size & Overall Layout



  Board size is limited:
        • 1-2 layers, max. board size is 16” x 22”
        • 3-14 layers, max. board size is 16” x 22”
  Board size is limited by process equipment
  Symmetrical construction minimizes bow & twist
  Balanced circuit density minimizes uneven plating
       and prevents poor lamination (de-lam)

Quality on Time: All the Time
www.eiconnect.com

      Construction Stack-Up




       Final Thickness is based on the heaviest
       Copper weights.
              • Copper thickness (1.4mil / oz)
              • Final thickness tolerance is +/- 10%




Quality on Time: All the Time
www.eiconnect.com

      Holes & Interconnections



       Maximum Copper thickness in the holes is depending
       upon the size of the holes.
             • Average 3mil of diameter for every oz. of Copper plated to
               accommodate the heavy copper plating.
       Minimum pad diameter :
            = (oz Cu plated x 3) + required drill size + 10 mil
              (internal or external layers).
       •Minimum clearance diameter:
            = (oz Cu plated x 3) + required drill size + 20 mil
                       (internal layers)




Quality on Time: All the Time
www.eiconnect.com

      Holes & Interconnections




     • Vias can be plated shut as necessary.
     • “PLPCB” requires 1 drill file per copper weight.
     • Non supported holes (NPT with copper pad)
          are not affected by heavy copper.
     • Edge plating.
     • Plated castellation.


Quality on Time: All the Time
www.eiconnect.com

      Current Carrying Capacity




     A baseline method of SIZING CONDUCTORS:

     • Current, temperature rise and cross-sectional area.
     • Energy generated by the flow of electrical current
         and the resulting power dissipation.
     • Use of computer aided thermal analysis; this is due
         to the multitude of factors affecting power dissipation.



Quality on Time: All the Time
www.eiconnect.com

      Current Carrying Capacity




   Baseline Calculation
               •External traces:

               I = 0.025 X ΔT 0.45 X W 0.79 X Th 0.53

               I= Current in Amps, ΔT = Temp. rise due to power loss,

               •W= Trace width, Th= Trace thickness


    •Internal traces should be derated by 50%


Quality on Time: All the Time
www.eiconnect.com

      Thermal Management



   •Some variables to consider:
          •• Environment (exposed to air, space, another gas)
          •• Board material properties such as:
                      •• Thermal conductivity
                      •• Material density
                      •• Fluid velocities and viscosities
                      •• Thickness between layers/planes
          •• Number of copper planes and their thickness
          •• Number of plated vias, their diameter and Cu weight
          •• Heat sources other then trace power loss.
Quality on Time: All the Time
www.eiconnect.com

      Methods of Heat Transfer




       1) Conduction depends on:
                    - Copper planes and their thickness
       2) Convection depends on:
                 - Fluid Temperature & Velocity, Forced or natural
       3) Radiation depends on:
                    - Heat sources or sinks

       Consider all three when optimizing a design

Quality on Time: All the Time
www.eiconnect.com

      “Built-In” Copper Heat-sinks



       Dissipate heat away from the source
       • By conduction and emit this heat to the
         environment by convection.
       • Use of Thermal Dielectric like “Thermal Clad” or
         “T-Preg” in the heat sinks.
       • Use of Heavy copper “Thermal” vias for the heat
         transfer.
       • Use of Heavy copper circuits to create “built-in”
         copper heat-sinks.


Quality on Time: All the Time
www.eiconnect.com


      Why EI?


      The power electronics industry is one of our focus group. We
      have years of experience developing processes and
      manufacturing heavy copper circuits. We have …
       Aggressive R&D program
      Unique manufacturing capabilities:
             PLPCB (PowerLink PCB) with multi-copper weights
              capabilities.
             Heavy / Extreme copper tracks and vias.
             Edge Plating & Plated Castellations.

Quality on Time: All the Time
www.eiconnect.com


      Production Capabilities


          Layer count: 1 - 25
          Overall board thickness: 5 - 250 mil
          Smallest drilled holes size: 6 mil, (Pad to Hole size may limit heavy
          copper, contact us for more detail.
          Copper weights:
          Outer-layers: up to 50 doz/ft2 (3.12 lbs./ft2)
          Inner-layers: up to 8 oz/ft2, with standard processes & up to 90 oz w/special
          processing.
          •Dielectric Materials:
          FR4, Polyimide, BT-epoxy, Cyanate, Ester, High Frequency laminates – other




Quality on Time: All the Time
www.eiconnect.com


      Production Capabilities


  LPI Solder-mask :
               • Green, Red, Black in semi-gloss.
  Silkscreen Ink:
          • LPI White ink (5 mil or larger features)
          • Available in : white, black or yellow (8 mil or greater)
  Final Finishes:
          • Lead Free HASL Solder, HASL PbSn Solder, ENIG, OSP
  Electrical testing:
      • Net listed (with fixture), flying probe(fixtureless)
      • Insulation Resistance and HI-POT testing
  Production Lot traceability on all parts
Quality on Time: All the Time
www.eiconnect.com




Quality on Time: All the Time
www.eiconnect.com




Quality on Time: All the Time
www.eiconnect.com




Quality on Time: All the Time
www.eiconnect.com




Quality on Time: All the Time
www.eiconnect.com

 Conductor Width, Spacing and Thickness



          • Trace sizing is determined by the current carrying capacity
            required and the temperature rise permitted.
          • Minimum trace thickness width limited by the
           manufacturing process and/or voltage constraints.
          • Maximum trace thickness is limited by the line width and/or
            spacing.
          • A circuit board trace, depending on its size and manufacturing
           process, may not be rectangular in shape.
          • Additive (plating) processes are preferred to subtractive (etching)
            processes but are more expensive. Typical conductor
            width/spacing/thickness tolerance is +/- 20%, although tighter
            tolerance is achievable.

Quality on Time: All the Time
www.eiconnect.com




                                Thank You



Quality on Time: All the Time

Weitere ähnliche Inhalte

Was ist angesagt?

Power cable technology in cesc ltd
Power cable technology in cesc ltdPower cable technology in cesc ltd
Power cable technology in cesc ltd
Aritra Sarkar
 

Was ist angesagt? (16)

400kV Undeground Cable Construction - Installation, Trenching & Jointing - Na...
400kV Undeground Cable Construction - Installation, Trenching & Jointing - Na...400kV Undeground Cable Construction - Installation, Trenching & Jointing - Na...
400kV Undeground Cable Construction - Installation, Trenching & Jointing - Na...
 
Power cable technology in cesc ltd
Power cable technology in cesc ltdPower cable technology in cesc ltd
Power cable technology in cesc ltd
 
Principles of Cable Selection
Principles of Cable SelectionPrinciples of Cable Selection
Principles of Cable Selection
 
Under ground cables presention
Under ground cables presentionUnder ground cables presention
Under ground cables presention
 
Underground cables (1)
Underground cables  (1)Underground cables  (1)
Underground cables (1)
 
Underground cables
Underground cablesUnderground cables
Underground cables
 
UNDERGROUND CABLES PRESENTATION
UNDERGROUND CABLES  PRESENTATIONUNDERGROUND CABLES  PRESENTATION
UNDERGROUND CABLES PRESENTATION
 
Underground electric-transmission-lines
Underground electric-transmission-linesUnderground electric-transmission-lines
Underground electric-transmission-lines
 
Cable and laying
Cable and layingCable and laying
Cable and laying
 
Unit 2 a) Dielectric Breakdown b) Testing of Material
Unit 2 a) Dielectric Breakdown   b) Testing of MaterialUnit 2 a) Dielectric Breakdown   b) Testing of Material
Unit 2 a) Dielectric Breakdown b) Testing of Material
 
Cable
CableCable
Cable
 
Xlpe insulated cables
Xlpe insulated cablesXlpe insulated cables
Xlpe insulated cables
 
Electrical Works – House Wiring & Cables
Electrical  Works – House Wiring & CablesElectrical  Works – House Wiring & Cables
Electrical Works – House Wiring & Cables
 
Master Thesis Presentaion
Master Thesis Presentaion Master Thesis Presentaion
Master Thesis Presentaion
 
wiring Part 3: wires & cables
wiring Part 3: wires & cableswiring Part 3: wires & cables
wiring Part 3: wires & cables
 
Cable joint n end connector
Cable joint n end connectorCable joint n end connector
Cable joint n end connector
 

Ähnlich wie Powerlink pcb innovation from EI

Impressed Current Cathodic Protection System Design ICCP
Impressed Current Cathodic Protection System Design ICCPImpressed Current Cathodic Protection System Design ICCP
Impressed Current Cathodic Protection System Design ICCP
Tauseef bin Abdul Rashid
 

Ähnlich wie Powerlink pcb innovation from EI (20)

Circuits llc presentation 2011
Circuits llc  presentation 2011Circuits llc  presentation 2011
Circuits llc presentation 2011
 
High k dielectric
High k dielectricHigh k dielectric
High k dielectric
 
EMT529-VLSI-Design-wk5.pdf
EMT529-VLSI-Design-wk5.pdfEMT529-VLSI-Design-wk5.pdf
EMT529-VLSI-Design-wk5.pdf
 
PCB DESIGN - Introduction to PCB Design Manufacturing
PCB DESIGN - Introduction to PCB Design ManufacturingPCB DESIGN - Introduction to PCB Design Manufacturing
PCB DESIGN - Introduction to PCB Design Manufacturing
 
Presentationvlsi converted
Presentationvlsi convertedPresentationvlsi converted
Presentationvlsi converted
 
Mosfet ppt by dhwani sametriya
Mosfet ppt by dhwani sametriyaMosfet ppt by dhwani sametriya
Mosfet ppt by dhwani sametriya
 
Impressed Current Cathodic Protection System Design ICCP
Impressed Current Cathodic Protection System Design ICCPImpressed Current Cathodic Protection System Design ICCP
Impressed Current Cathodic Protection System Design ICCP
 
Aem Lect19
Aem Lect19Aem Lect19
Aem Lect19
 
Telecom Cables
Telecom CablesTelecom Cables
Telecom Cables
 
Earth Bonding Leads - Copper
Earth Bonding Leads - CopperEarth Bonding Leads - Copper
Earth Bonding Leads - Copper
 
Coaxial cable by alina baber
Coaxial cable by alina baberCoaxial cable by alina baber
Coaxial cable by alina baber
 
Cable
CableCable
Cable
 
ELECTRO DISCHARGE MACHINING
ELECTRO  DISCHARGE MACHININGELECTRO  DISCHARGE MACHINING
ELECTRO DISCHARGE MACHINING
 
Rosh ppt
Rosh pptRosh ppt
Rosh ppt
 
c4interc
c4intercc4interc
c4interc
 
CP Material & Their Specific Uses - Charlie Poore - 2.5.2020
CP Material & Their Specific Uses - Charlie Poore - 2.5.2020CP Material & Their Specific Uses - Charlie Poore - 2.5.2020
CP Material & Their Specific Uses - Charlie Poore - 2.5.2020
 
Magnetism Circuit.ppt
Magnetism Circuit.pptMagnetism Circuit.ppt
Magnetism Circuit.ppt
 
Printed circuit board
Printed circuit boardPrinted circuit board
Printed circuit board
 
5 basic kinds of Cable Trays
5 basic kinds of Cable Trays5 basic kinds of Cable Trays
5 basic kinds of Cable Trays
 
Milan Product Solutions Version 1.4
Milan Product Solutions Version 1.4Milan Product Solutions Version 1.4
Milan Product Solutions Version 1.4
 

Kürzlich hochgeladen

Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Safe Software
 
Finding Java's Hidden Performance Traps @ DevoxxUK 2024
Finding Java's Hidden Performance Traps @ DevoxxUK 2024Finding Java's Hidden Performance Traps @ DevoxxUK 2024
Finding Java's Hidden Performance Traps @ DevoxxUK 2024
Victor Rentea
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Safe Software
 

Kürzlich hochgeladen (20)

Strategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherStrategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a Fresher
 
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century education
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
Emergent Methods: Multi-lingual narrative tracking in the news - real-time ex...
Emergent Methods: Multi-lingual narrative tracking in the news - real-time ex...Emergent Methods: Multi-lingual narrative tracking in the news - real-time ex...
Emergent Methods: Multi-lingual narrative tracking in the news - real-time ex...
 
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, AdobeApidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
 
Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024
 
Finding Java's Hidden Performance Traps @ DevoxxUK 2024
Finding Java's Hidden Performance Traps @ DevoxxUK 2024Finding Java's Hidden Performance Traps @ DevoxxUK 2024
Finding Java's Hidden Performance Traps @ DevoxxUK 2024
 
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodPolkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
 
Artificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : UncertaintyArtificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : Uncertainty
 
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processors
 
[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf
 
Navigating the Deluge_ Dubai Floods and the Resilience of Dubai International...
Navigating the Deluge_ Dubai Floods and the Resilience of Dubai International...Navigating the Deluge_ Dubai Floods and the Resilience of Dubai International...
Navigating the Deluge_ Dubai Floods and the Resilience of Dubai International...
 
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWEREMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
 
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingRepurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
 
DBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor PresentationDBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor Presentation
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
 
MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024
 

Powerlink pcb innovation from EI

  • 1. Thermal Management By using PLPCB technology with HEAVY Copper in PCB
  • 2. www.eiconnect.com PLPCB What is PLPCB technology….. •PLPCB (PowerLink Printed Circuit Boards) technology allows multiple copper weights on the PCB for the Buss Bar Application. “PowerLink” “PowerLink” is defined as the use of 2 or more copper weights on the same external layer of a printed wiring board. What is Heavy / Extreme Copper…… •“Heavy Copper” is defined as any circuit with a copper weight in excess of 4oz/ft2 on a printed circuit board. “Extreme Copper” refers to 10oz/ft2 to 50oz/ft2 (.014” to .07”). Quality on Time: All the Time
  • 3. www.eiconnect.com Why use Heavy Copper?  Increased mechanical strength at connector sites and plated holes.  Increase in cross-sectional area of conductors without increasing trace width or decreasing trace/trace spacing.  Higher current carrying capacity in traces AND in through holes or vias.  Use of high temperature dielectric materials to their full potential. •PowerLink PCB can reduced:  In size reduction.  To protect circuit failure when it’s NOT an option  Reduce number of connectors w/PLPCB. Quality on Time: All the Time
  • 4. www.eiconnect.com Design Considerations For Heavy Copper and “PowerLink” circuits Quality on Time: All the Time
  • 5. www.eiconnect.com Board Size & Overall Layout  Board size is limited: • 1-2 layers, max. board size is 16” x 22” • 3-14 layers, max. board size is 16” x 22”  Board size is limited by process equipment  Symmetrical construction minimizes bow & twist  Balanced circuit density minimizes uneven plating and prevents poor lamination (de-lam) Quality on Time: All the Time
  • 6. www.eiconnect.com Construction Stack-Up Final Thickness is based on the heaviest Copper weights. • Copper thickness (1.4mil / oz) • Final thickness tolerance is +/- 10% Quality on Time: All the Time
  • 7. www.eiconnect.com Holes & Interconnections Maximum Copper thickness in the holes is depending upon the size of the holes. • Average 3mil of diameter for every oz. of Copper plated to accommodate the heavy copper plating. Minimum pad diameter : = (oz Cu plated x 3) + required drill size + 10 mil (internal or external layers). •Minimum clearance diameter: = (oz Cu plated x 3) + required drill size + 20 mil (internal layers) Quality on Time: All the Time
  • 8. www.eiconnect.com Holes & Interconnections • Vias can be plated shut as necessary. • “PLPCB” requires 1 drill file per copper weight. • Non supported holes (NPT with copper pad) are not affected by heavy copper. • Edge plating. • Plated castellation. Quality on Time: All the Time
  • 9. www.eiconnect.com Current Carrying Capacity A baseline method of SIZING CONDUCTORS: • Current, temperature rise and cross-sectional area. • Energy generated by the flow of electrical current and the resulting power dissipation. • Use of computer aided thermal analysis; this is due to the multitude of factors affecting power dissipation. Quality on Time: All the Time
  • 10. www.eiconnect.com Current Carrying Capacity Baseline Calculation •External traces: I = 0.025 X ΔT 0.45 X W 0.79 X Th 0.53 I= Current in Amps, ΔT = Temp. rise due to power loss, •W= Trace width, Th= Trace thickness •Internal traces should be derated by 50% Quality on Time: All the Time
  • 11. www.eiconnect.com Thermal Management •Some variables to consider: •• Environment (exposed to air, space, another gas) •• Board material properties such as: •• Thermal conductivity •• Material density •• Fluid velocities and viscosities •• Thickness between layers/planes •• Number of copper planes and their thickness •• Number of plated vias, their diameter and Cu weight •• Heat sources other then trace power loss. Quality on Time: All the Time
  • 12. www.eiconnect.com Methods of Heat Transfer 1) Conduction depends on: - Copper planes and their thickness 2) Convection depends on: - Fluid Temperature & Velocity, Forced or natural 3) Radiation depends on: - Heat sources or sinks Consider all three when optimizing a design Quality on Time: All the Time
  • 13. www.eiconnect.com “Built-In” Copper Heat-sinks Dissipate heat away from the source • By conduction and emit this heat to the environment by convection. • Use of Thermal Dielectric like “Thermal Clad” or “T-Preg” in the heat sinks. • Use of Heavy copper “Thermal” vias for the heat transfer. • Use of Heavy copper circuits to create “built-in” copper heat-sinks. Quality on Time: All the Time
  • 14. www.eiconnect.com Why EI? The power electronics industry is one of our focus group. We have years of experience developing processes and manufacturing heavy copper circuits. We have …  Aggressive R&D program Unique manufacturing capabilities:  PLPCB (PowerLink PCB) with multi-copper weights capabilities.  Heavy / Extreme copper tracks and vias.  Edge Plating & Plated Castellations. Quality on Time: All the Time
  • 15. www.eiconnect.com Production Capabilities Layer count: 1 - 25 Overall board thickness: 5 - 250 mil Smallest drilled holes size: 6 mil, (Pad to Hole size may limit heavy copper, contact us for more detail. Copper weights: Outer-layers: up to 50 doz/ft2 (3.12 lbs./ft2) Inner-layers: up to 8 oz/ft2, with standard processes & up to 90 oz w/special processing. •Dielectric Materials: FR4, Polyimide, BT-epoxy, Cyanate, Ester, High Frequency laminates – other Quality on Time: All the Time
  • 16. www.eiconnect.com Production Capabilities LPI Solder-mask : • Green, Red, Black in semi-gloss. Silkscreen Ink: • LPI White ink (5 mil or larger features) • Available in : white, black or yellow (8 mil or greater) Final Finishes: • Lead Free HASL Solder, HASL PbSn Solder, ENIG, OSP Electrical testing: • Net listed (with fixture), flying probe(fixtureless) • Insulation Resistance and HI-POT testing Production Lot traceability on all parts Quality on Time: All the Time
  • 21. www.eiconnect.com Conductor Width, Spacing and Thickness • Trace sizing is determined by the current carrying capacity required and the temperature rise permitted. • Minimum trace thickness width limited by the manufacturing process and/or voltage constraints. • Maximum trace thickness is limited by the line width and/or spacing. • A circuit board trace, depending on its size and manufacturing process, may not be rectangular in shape. • Additive (plating) processes are preferred to subtractive (etching) processes but are more expensive. Typical conductor width/spacing/thickness tolerance is +/- 20%, although tighter tolerance is achievable. Quality on Time: All the Time
  • 22. www.eiconnect.com Thank You Quality on Time: All the Time