SlideShare ist ein Scribd-Unternehmen logo

Arrow Devices MIPI MPHY Verification IP Solution

•
•
Arrow Devices
Arrow Devices

The document describes Arrow Devices' MIPI MPHY "CheckMate" Verification IP. It provides an overview of the MPHY system and verification requirements. It then details the features of Arrow's verification solution, including a UVM testbench with constrained random and compliance tests, an assertion checker, error injection capabilities, and debugging features. A customer testimonial praises the solution for its ease of use and ability to find design issues.

Ingenieurwesen
1 von 32
MIPI MPHY “Checkmate” Verification IP An Introduction Nov 2014 CheckMate VIPs Verification Conquered.
Introduction 2 “Easy to Use” “Catches tricky corner cases” “Provides complete comprehensive test coverage” These are some of the things being said by our customers about our MIPI MPHY Verification IP Solution. Our MIPI MPHY Verification IP Solution has been adopted by many top SoC/IP companies. In the coming slides, we talk about the major aspects of our mature MIPI MPHY Verification Solution.
▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Assertion Checker Monitor - BFM Capabilities & Architecture - Error injection capabilities ▪ Customer Testimonial Contents - Test bench Capabilities & Architecture - Debugging Features ▪ Youtube Demo Video
4 MIPI MPHY System Overview
5 MIPI MPHY MTX Overview
6 MIPI MPHY MTX FSM Overview
MIPI MPHY MRX Overview Arrow Devices Confidential 7
8 MIPI MPHY MRX FSM Overview
▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
MPHY DUT Verification Requirements 1. FSM transition 2. Error Scenarios 3. OMC Verification 4. HS Mode operation (Gears 1-3, Series A/B) 5. LS Mode operation (Gears 0-7) 6. Type-1/Type-2 operation 7. Register (Shadow and Effective) Read/Write 8. Reset Verification (Power ON Reset and Line Reset) 9. Line Encoding (8B10B) 10. Line Signaling (PWM and NRZ) 11. Clock and Data Recovery 8. Loop back mode (near, far, digital) 9. Parameterized RMMI Data Interface Width(10, 20, 40) 10
▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
MPHY Test-Bench Capabilities  Standard UVM compliant test-bench  Built-in Constrained Random and Compliance Test Suites  Assertion Checker/Monitor for protocol checks  Built-in property based compliance coverage  RMMI level Score Board for Data integrity Checks  Sequences to generate bursts random Data  Sequences to generate Line reset, Register read/writes, speed & gear changes  Sequences to exercise the MTX and MRX State machines  Supports Loopback Mode verification 13
MPHY UVM Test Bench 14 MPHY_DUT_TX_LANE_Driver M-PHY TX RMMI CNTL RMMI DATA BFM DUT M-PHY RX RMMI CNTL RMMI DATA M-PHY RX RMMI CNTL RMMI DATA M-PHY TX RMMI CNTL RMMI DATA DP DN DP DN MPHY_DUT_TX _ RMMI_Driver MPHY_TX_CMD_DATA_ Sequencer SCORE BOARD MPHY_DUT_RX _ RMMI_Driver MPHY_BFM_RX _RMMI_Driver MPHY_BFM_TX _RMMI_Driver MPHY_DUT_RX_LANE_Driver MPHY_RX_CMD_DATA_ Sequencer M-PHY TB ENVIRONMENT Global Objects MPHY_TB_State MPHY_TB_Config Assertion Checker Monitor
MPHY Test-suite • Combination of Directed Compliance and Constrained Random - Simple Data Transfer - FSM Transitions - Register read/write - Reset - Error Injection - Jitter/PPM injection 15
▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
17 MPHY Assertion Checker Monitor RX Registers Model RX FSM Model RX Register Handler RX SV Assertions MPHY TX DUT RMMI Tx Cntrl Intf TX DP TX DN TX Registers Model TX FSM Model TX Register Handler TX SV Assertions RMMI Tx Data Intf MPHY RX DUT MTX Checker Monitor RMMI Rx Cntrl Intf RMMI Rx Data Intf MRX Checker Monitor RX DP RX DN
▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
MPHY BFM Capabilities  Supports MPHY v2.0, MPHY v3.0 , MPHY v3.1  Support for LS (PWM) and HS Mode  Support for all PWM gears(0-7) and all HS(1-3)gears  Supports both series A, B  Supports OMC Capabilities  Support for 10, 20 and 40 Data width interface  Support for programmable sync and Prepare length  Support for bypassing 8b10b Encoding  Support for Jitter and PPM testing (RX and TX)  Support for Dithering  Support for inverted driver polarity  Built in Error injection  Events for synchronization with Test-bench  Pure SystemVerilog – No Language/Methodology translators 19
MPHY BFM - MTX Architecture 20 TX_FSM RMMI Data Intf Logic 8b10 Encoding PWM NRZ DP DN RMMI Ctrl Intf RMMI Data Intf Serial Intf TX RMMI Cntrl Interface handler TX Config
MPHY BFM - MRX Architecture 21 RX_FSM RMMI Data Intf Logic 8b10 Decoding DP DN Symbol Clk Generation PWM NRZ Data and clk recovery RMMI Ctrl Intf RMMI Data Intf Serial Intf RMMI RX Cntrl Intf Handler RX Config
▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - MPHY Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - MPHY BFM Capabilities & Architecture ▪ Youtube Demo Video
Error injection capabilities • Spec defined errors • 3b4b Encoding Error (Data/Control Symbols) • 5b6b Encoding Error (Data/Control Symbols) • Running Disparity Error • Reserved symbol Error • Non Spec defined errors • Bit Add and Bit Drop on Line • MK0 Corruption • TOB Corruption • Timing Error (Line reset ,Prepare, Sync length) 23
▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
MPHY State Transition Debug with our inhouse PDA Debug Tool • Makes debug easier by presenting state machine states and transitions along with conditions that caused state transition • Each column is a state machine with states, transitions and state change conditions listed in time order 25
MPHY Symbol and Control Debug with our PDA Debug Tool 26
▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
Customer Testimonial "Our team at Mixel used Arrow Devices' MIPI MPHY VIP to validate our Type-I MPHY design. The VIP is easy to use and provides complete comprehensive test coverage for MPHY. With approximately ~300 tests (directed compliance as well as constrained random tests), the VIP helped us catch tricky corner case issues in our design. After verifying our design with Arrow Devices VIP, we are much more confident about our MPHY design to be risk free and standard compliant. We found Arrow Devices team very helpful, committed and, easy to work with. It provided excellent support throughout the verification phase.Overall, working with Arrow Devices has been very good and useful experience." Anupama Dikhit, Senior Design Engineer, Mixel
Before You Leave… 29 Check out our other MIPI and JEDEC VIPs • MIPI Unipro Verification IP • MIPI CSI-3 Verification IP • JEDEC UFS Device Verification IP • JEDEC UFS Host Verification IP
▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
Before You Leave… 31 Also Check Out Our Youtube Demo Video for MIPI MPHY Verification IP Solution!
Thank You 32 Download Product Brochure Now! For more information Contact Us!

Empfohlen

Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...
Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...
Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...DVClub
 
UVM Methodology Tutorial
UVM Methodology TutorialUVM Methodology Tutorial
UVM Methodology TutorialArrow Devices
 
SystemVerilog based OVM and UVM Verification Methodologies
SystemVerilog based OVM and UVM Verification MethodologiesSystemVerilog based OVM and UVM Verification Methodologies
SystemVerilog based OVM and UVM Verification MethodologiesRamdas Mozhikunnath
 
Challenges in Using UVM at SoC Level
Challenges in Using UVM at SoC LevelChallenges in Using UVM at SoC Level
Challenges in Using UVM at SoC LevelDVClub
 
Uvm presentation dac2011_final
Uvm presentation dac2011_finalUvm presentation dac2011_final
Uvm presentation dac2011_finalsean chen
 
Functial Verification Tutorials
Functial Verification TutorialsFunctial Verification Tutorials
Functial Verification Tutorialsguestbcfac5
 
Uvm dac2011 final_color
Uvm dac2011 final_colorUvm dac2011 final_color
Uvm dac2011 final_colorJamal EL HAITOUT
 
MIPI DevCon 2016: Using MIPI Conformance Test Suites for Pre-Silicon Verifica...
MIPI DevCon 2016: Using MIPI Conformance Test Suites for Pre-Silicon Verifica...MIPI DevCon 2016: Using MIPI Conformance Test Suites for Pre-Silicon Verifica...
MIPI DevCon 2016: Using MIPI Conformance Test Suites for Pre-Silicon Verifica...MIPI Alliance
 

Empfohlen

Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...
Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...
Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...DVClub
 
UVM Methodology Tutorial
UVM Methodology TutorialUVM Methodology Tutorial
UVM Methodology TutorialArrow Devices
 
SystemVerilog based OVM and UVM Verification Methodologies
SystemVerilog based OVM and UVM Verification MethodologiesSystemVerilog based OVM and UVM Verification Methodologies
SystemVerilog based OVM and UVM Verification MethodologiesRamdas Mozhikunnath
 
Challenges in Using UVM at SoC Level
Challenges in Using UVM at SoC LevelChallenges in Using UVM at SoC Level
Challenges in Using UVM at SoC LevelDVClub
 
Uvm presentation dac2011_final
Uvm presentation dac2011_finalUvm presentation dac2011_final
Uvm presentation dac2011_finalsean chen
 
Functial Verification Tutorials
Functial Verification TutorialsFunctial Verification Tutorials
Functial Verification Tutorialsguestbcfac5
 
Uvm dac2011 final_color
Uvm dac2011 final_colorUvm dac2011 final_color
Uvm dac2011 final_colorJamal EL HAITOUT
 
MIPI DevCon 2016: Using MIPI Conformance Test Suites for Pre-Silicon Verifica...
MIPI DevCon 2016: Using MIPI Conformance Test Suites for Pre-Silicon Verifica...MIPI DevCon 2016: Using MIPI Conformance Test Suites for Pre-Silicon Verifica...
MIPI DevCon 2016: Using MIPI Conformance Test Suites for Pre-Silicon Verifica...MIPI Alliance
 
SOC Verification using SystemVerilog
SOC Verification using SystemVerilog SOC Verification using SystemVerilog
SOC Verification using SystemVerilog Ramdas Mozhikunnath
 
Jonathan bromley doulos
Jonathan bromley doulosJonathan bromley doulos
Jonathan bromley doulosObsidian Software
 
Functional verification techniques EW16 session
Functional verification techniques EW16 sessionFunctional verification techniques EW16 session
Functional verification techniques EW16 sessionSameh El-Ashry
 
Advances in Verification - Workshop at BMS College of Engineering
Advances in Verification - Workshop at BMS College of EngineeringAdvances in Verification - Workshop at BMS College of Engineering
Advances in Verification - Workshop at BMS College of EngineeringRamdas Mozhikunnath
 
How to Connect SystemVerilog with Octave
How to Connect SystemVerilog with OctaveHow to Connect SystemVerilog with Octave
How to Connect SystemVerilog with OctaveAmiq Consulting
 
How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?Sameh El-Ashry
 
Test Bench Development
Test Bench DevelopmentTest Bench Development
Test Bench DevelopmentAbhishek Tiwari
 
Verification Engineer - Opportunities and Career Path
Verification Engineer - Opportunities and Career PathVerification Engineer - Opportunities and Career Path
Verification Engineer - Opportunities and Career PathRamdas Mozhikunnath
 
System verilog verification building blocks
System verilog verification building blocksSystem verilog verification building blocks
System verilog verification building blocksNirav Desai
 
Bangalore march07
Bangalore march07Bangalore march07
Bangalore march07Obsidian Software
 
Uvm cookbook-systemverilog-guidelines-verification-academy
Uvm cookbook-systemverilog-guidelines-verification-academyUvm cookbook-systemverilog-guidelines-verification-academy
Uvm cookbook-systemverilog-guidelines-verification-academyRaghavendra Kamath
 
System verilog control flow
System verilog control flowSystem verilog control flow
System verilog control flowPushpa Yakkala
 
DvClub 2102 tlm based software control of uvcs for vertical verification re...
DvClub 2102 tlm based software control of uvcs for vertical verification re...DvClub 2102 tlm based software control of uvcs for vertical verification re...
DvClub 2102 tlm based software control of uvcs for vertical verification re...Amit Bhandu
 
200923 01en
200923 01en200923 01en
200923 01enopenrtm
 
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...Sameh El-Ashry
 
A Systematic Approach to Creating Behavioral Models (CDNLive Slides)
A Systematic Approach to Creating Behavioral Models (CDNLive Slides)A Systematic Approach to Creating Behavioral Models (CDNLive Slides)
A Systematic Approach to Creating Behavioral Models (CDNLive Slides)Robert O. Peruzzi, PhD, PE, DFE
 
System verilog important
System verilog importantSystem verilog important
System verilog importantelumalai7
 
Bristol 2009 q1_blackmore_tim
Bristol 2009 q1_blackmore_timBristol 2009 q1_blackmore_tim
Bristol 2009 q1_blackmore_timObsidian Software
 
System verilog assertions (sva) ( pdf drive )
System verilog assertions (sva) ( pdf drive )System verilog assertions (sva) ( pdf drive )
System verilog assertions (sva) ( pdf drive )sivasubramanian manickam
 
system verilog
system verilogsystem verilog
system verilogVinchipsytm Vlsitraining
 
Transport Layer (L4) of MIPI Unipro - An Introduction
Transport Layer (L4) of MIPI Unipro - An IntroductionTransport Layer (L4) of MIPI Unipro - An Introduction
Transport Layer (L4) of MIPI Unipro - An IntroductionArrow Devices
 
Ufs movie
Ufs movieUfs movie
Ufs movieSam Beal
 

Weitere ähnliche Inhalte

Was ist angesagt?

SOC Verification using SystemVerilog
SOC Verification using SystemVerilog SOC Verification using SystemVerilog
SOC Verification using SystemVerilog Ramdas Mozhikunnath
 
Functional verification techniques EW16 session
Functional verification techniques EW16 sessionFunctional verification techniques EW16 session
Functional verification techniques EW16 sessionSameh El-Ashry
 
Advances in Verification - Workshop at BMS College of Engineering
Advances in Verification - Workshop at BMS College of EngineeringAdvances in Verification - Workshop at BMS College of Engineering
Advances in Verification - Workshop at BMS College of EngineeringRamdas Mozhikunnath
 
How to Connect SystemVerilog with Octave
How to Connect SystemVerilog with OctaveHow to Connect SystemVerilog with Octave
How to Connect SystemVerilog with OctaveAmiq Consulting
 
How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?Sameh El-Ashry
 
Verification Engineer - Opportunities and Career Path
Verification Engineer - Opportunities and Career PathVerification Engineer - Opportunities and Career Path
Verification Engineer - Opportunities and Career PathRamdas Mozhikunnath
 
System verilog verification building blocks
System verilog verification building blocksSystem verilog verification building blocks
System verilog verification building blocksNirav Desai
 
Uvm cookbook-systemverilog-guidelines-verification-academy
Uvm cookbook-systemverilog-guidelines-verification-academyUvm cookbook-systemverilog-guidelines-verification-academy
Uvm cookbook-systemverilog-guidelines-verification-academyRaghavendra Kamath
 
System verilog control flow
System verilog control flowSystem verilog control flow
System verilog control flowPushpa Yakkala
 
DvClub 2102 tlm based software control of uvcs for vertical verification re...
DvClub 2102 tlm based software control of uvcs for vertical verification re...DvClub 2102 tlm based software control of uvcs for vertical verification re...
DvClub 2102 tlm based software control of uvcs for vertical verification re...Amit Bhandu
 
200923 01en
200923 01en200923 01en
200923 01enopenrtm
 
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...Sameh El-Ashry
 
A Systematic Approach to Creating Behavioral Models (CDNLive Slides)
A Systematic Approach to Creating Behavioral Models (CDNLive Slides)A Systematic Approach to Creating Behavioral Models (CDNLive Slides)
A Systematic Approach to Creating Behavioral Models (CDNLive Slides)Robert O. Peruzzi, PhD, PE, DFE
 
System verilog important
System verilog importantSystem verilog important
System verilog importantelumalai7
 
Bristol 2009 q1_blackmore_tim
Bristol 2009 q1_blackmore_timBristol 2009 q1_blackmore_tim
Bristol 2009 q1_blackmore_timObsidian Software
 
System verilog assertions (sva) ( pdf drive )
System verilog assertions (sva) ( pdf drive )System verilog assertions (sva) ( pdf drive )
System verilog assertions (sva) ( pdf drive )sivasubramanian manickam
 

Was ist angesagt? (20)

SOC Verification using SystemVerilog
SOC Verification using SystemVerilog SOC Verification using SystemVerilog
SOC Verification using SystemVerilog
 
Jonathan bromley doulos
Jonathan bromley doulosJonathan bromley doulos
Jonathan bromley doulos
 
Functional verification techniques EW16 session
Functional verification techniques EW16 sessionFunctional verification techniques EW16 session
Functional verification techniques EW16 session
 
Advances in Verification - Workshop at BMS College of Engineering
Advances in Verification - Workshop at BMS College of EngineeringAdvances in Verification - Workshop at BMS College of Engineering
Advances in Verification - Workshop at BMS College of Engineering
 
How to Connect SystemVerilog with Octave
How to Connect SystemVerilog with OctaveHow to Connect SystemVerilog with Octave
How to Connect SystemVerilog with Octave
 
How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?
 
Test Bench Development
Test Bench DevelopmentTest Bench Development
Test Bench Development
 
Verification Engineer - Opportunities and Career Path
Verification Engineer - Opportunities and Career PathVerification Engineer - Opportunities and Career Path
Verification Engineer - Opportunities and Career Path
 
System verilog verification building blocks
System verilog verification building blocksSystem verilog verification building blocks
System verilog verification building blocks
 
Bangalore march07
Bangalore march07Bangalore march07
Bangalore march07
 
Uvm cookbook-systemverilog-guidelines-verification-academy
Uvm cookbook-systemverilog-guidelines-verification-academyUvm cookbook-systemverilog-guidelines-verification-academy
Uvm cookbook-systemverilog-guidelines-verification-academy
 
System verilog control flow
System verilog control flowSystem verilog control flow
System verilog control flow
 
DvClub 2102 tlm based software control of uvcs for vertical verification re...
DvClub 2102 tlm based software control of uvcs for vertical verification re...DvClub 2102 tlm based software control of uvcs for vertical verification re...
DvClub 2102 tlm based software control of uvcs for vertical verification re...
 
200923 01en
200923 01en200923 01en
200923 01en
 
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
 
A Systematic Approach to Creating Behavioral Models (CDNLive Slides)
A Systematic Approach to Creating Behavioral Models (CDNLive Slides)A Systematic Approach to Creating Behavioral Models (CDNLive Slides)
A Systematic Approach to Creating Behavioral Models (CDNLive Slides)
 
System verilog important
System verilog importantSystem verilog important
System verilog important
 
Bristol 2009 q1_blackmore_tim
Bristol 2009 q1_blackmore_timBristol 2009 q1_blackmore_tim
Bristol 2009 q1_blackmore_tim
 
System verilog assertions (sva) ( pdf drive )
System verilog assertions (sva) ( pdf drive )System verilog assertions (sva) ( pdf drive )
System verilog assertions (sva) ( pdf drive )
 
system verilog
system verilogsystem verilog
system verilog
 

Andere mochten auch

Transport Layer (L4) of MIPI Unipro - An Introduction
Transport Layer (L4) of MIPI Unipro - An IntroductionTransport Layer (L4) of MIPI Unipro - An Introduction
Transport Layer (L4) of MIPI Unipro - An IntroductionArrow Devices
 
UniPro Group Overview
UniPro Group OverviewUniPro Group Overview
UniPro Group OverviewLindy Buckley
 
ch6-pv2-device-drivers
ch6-pv2-device-driversch6-pv2-device-drivers
ch6-pv2-device-driversyushiang fu
 
Behavioral modeling of Clock/Data Recovery
Behavioral modeling of Clock/Data RecoveryBehavioral modeling of Clock/Data Recovery
Behavioral modeling of Clock/Data RecoveryArrow Devices
 
Q4.11: Next Gen Mobile Storage – UFS
Q4.11: Next Gen Mobile Storage – UFSQ4.11: Next Gen Mobile Storage – UFS
Q4.11: Next Gen Mobile Storage – UFSLinaro
 
07.flash memory technology
07.flash memory technology07.flash memory technology
07.flash memory technologyruchiusha
 

Andere mochten auch (7)

Transport Layer (L4) of MIPI Unipro - An Introduction
Transport Layer (L4) of MIPI Unipro - An IntroductionTransport Layer (L4) of MIPI Unipro - An Introduction
Transport Layer (L4) of MIPI Unipro - An Introduction
 
Ufs movie
Ufs movieUfs movie
Ufs movie
 
UniPro Group Overview
UniPro Group OverviewUniPro Group Overview
UniPro Group Overview
 
ch6-pv2-device-drivers
ch6-pv2-device-driversch6-pv2-device-drivers
ch6-pv2-device-drivers
 
Behavioral modeling of Clock/Data Recovery
Behavioral modeling of Clock/Data RecoveryBehavioral modeling of Clock/Data Recovery
Behavioral modeling of Clock/Data Recovery
 
Q4.11: Next Gen Mobile Storage – UFS
Q4.11: Next Gen Mobile Storage – UFSQ4.11: Next Gen Mobile Storage – UFS
Q4.11: Next Gen Mobile Storage – UFS
 
07.flash memory technology
07.flash memory technology07.flash memory technology
07.flash memory technology
 

Ähnlich wie Arrow Devices MIPI MPHY Verification IP Solution

MIPI DevCon Taipei 2019: PHY Testing Challenges and Opportunities: The Need F...
MIPI DevCon Taipei 2019: PHY Testing Challenges and Opportunities: The Need F...MIPI DevCon Taipei 2019: PHY Testing Challenges and Opportunities: The Need F...
MIPI DevCon Taipei 2019: PHY Testing Challenges and Opportunities: The Need F...MIPI Alliance
 
MIPI DevCon 2016: Testing of MIPI High Speed PHY Standard Implementations
MIPI DevCon 2016: Testing of MIPI High Speed PHY Standard ImplementationsMIPI DevCon 2016: Testing of MIPI High Speed PHY Standard Implementations
MIPI DevCon 2016: Testing of MIPI High Speed PHY Standard ImplementationsMIPI Alliance
 
Presentation snippet Client Fujitsu
Presentation snippet Client FujitsuPresentation snippet Client Fujitsu
Presentation snippet Client FujitsuManali Seth
 
SIP Parity Actvity Group & Video Interoperability Review
SIP Parity Actvity Group & Video Interoperability ReviewSIP Parity Actvity Group & Video Interoperability Review
SIP Parity Actvity Group & Video Interoperability ReviewIMTC
 
SHARE 2014, Pittsburgh Using policies to manage critical cics resources
SHARE 2014, Pittsburgh Using policies to manage critical cics resourcesSHARE 2014, Pittsburgh Using policies to manage critical cics resources
SHARE 2014, Pittsburgh Using policies to manage critical cics resourcesnick_garrod
 
byteLAKE's CFD Suite (AI-accelerated CFD) (2024-02)
byteLAKE's CFD Suite (AI-accelerated CFD) (2024-02)byteLAKE's CFD Suite (AI-accelerated CFD) (2024-02)
byteLAKE's CFD Suite (AI-accelerated CFD) (2024-02)byteLAKE
 
Continuous Performance Testing: The New Standard
Continuous Performance Testing: The New StandardContinuous Performance Testing: The New Standard
Continuous Performance Testing: The New StandardTechWell
 
Viavi_TeraVM Core Emulator.pptx
Viavi_TeraVM Core Emulator.pptxViavi_TeraVM Core Emulator.pptx
Viavi_TeraVM Core Emulator.pptxmani723
 
MIPI DevCon Seoul 2018: Next Generation Verification Process for Automotive a...
MIPI DevCon Seoul 2018: Next Generation Verification Process for Automotive a...MIPI DevCon Seoul 2018: Next Generation Verification Process for Automotive a...
MIPI DevCon Seoul 2018: Next Generation Verification Process for Automotive a...MIPI Alliance
 
Software and Machine Vision Competencies
Software and Machine Vision CompetenciesSoftware and Machine Vision Competencies
Software and Machine Vision CompetenciesAmita Chitale
 
Introduction to architecture exploration
Introduction to architecture explorationIntroduction to architecture exploration
Introduction to architecture explorationDeepak Shankar
 
ERTMS Solutions general company presentation
ERTMS Solutions general company presentationERTMS Solutions general company presentation
ERTMS Solutions general company presentationERTMS Solutions
 
API Gateway How-To: The Many Ways to Apply the Gateway Pattern
API Gateway How-To: The Many Ways to Apply the Gateway PatternAPI Gateway How-To: The Many Ways to Apply the Gateway Pattern
API Gateway How-To: The Many Ways to Apply the Gateway PatternVMware Tanzu
 
QA Meet up in Saratov 25.07.15: Инструменты для тестирования и Лондонская фон...
QA Meet up in Saratov 25.07.15: Инструменты для тестирования и Лондонская фон...QA Meet up in Saratov 25.07.15: Инструменты для тестирования и Лондонская фон...
QA Meet up in Saratov 25.07.15: Инструменты для тестирования и Лондонская фон...Iosif Itkin
 
Bluemix Local – Relay Options and Challenges
Bluemix Local – Relay Options and Challenges Bluemix Local – Relay Options and Challenges
Bluemix Local – Relay Options and Challenges Eduardo Patrocinio
 
L3 Java CAPGEMINI_1.0.pptx
L3 Java CAPGEMINI_1.0.pptxL3 Java CAPGEMINI_1.0.pptx
L3 Java CAPGEMINI_1.0.pptxTamilHunt
 

Ähnlich wie Arrow Devices MIPI MPHY Verification IP Solution (20)

MIPI DevCon Taipei 2019: PHY Testing Challenges and Opportunities: The Need F...
MIPI DevCon Taipei 2019: PHY Testing Challenges and Opportunities: The Need F...MIPI DevCon Taipei 2019: PHY Testing Challenges and Opportunities: The Need F...
MIPI DevCon Taipei 2019: PHY Testing Challenges and Opportunities: The Need F...
 
MIPI DevCon 2016: Testing of MIPI High Speed PHY Standard Implementations
MIPI DevCon 2016: Testing of MIPI High Speed PHY Standard ImplementationsMIPI DevCon 2016: Testing of MIPI High Speed PHY Standard Implementations
MIPI DevCon 2016: Testing of MIPI High Speed PHY Standard Implementations
 
Presentation snippet Client Fujitsu
Presentation snippet Client FujitsuPresentation snippet Client Fujitsu
Presentation snippet Client Fujitsu
 
SIP Parity Actvity Group & Video Interoperability Review
SIP Parity Actvity Group & Video Interoperability ReviewSIP Parity Actvity Group & Video Interoperability Review
SIP Parity Actvity Group & Video Interoperability Review
 
VAMSHIKRISHNA_BOOSAM_NOV16(1)
VAMSHIKRISHNA_BOOSAM_NOV16(1)VAMSHIKRISHNA_BOOSAM_NOV16(1)
VAMSHIKRISHNA_BOOSAM_NOV16(1)
 
SHARE 2014, Pittsburgh Using policies to manage critical cics resources
SHARE 2014, Pittsburgh Using policies to manage critical cics resourcesSHARE 2014, Pittsburgh Using policies to manage critical cics resources
SHARE 2014, Pittsburgh Using policies to manage critical cics resources
 
byteLAKE's CFD Suite (AI-accelerated CFD) (2024-02)
byteLAKE's CFD Suite (AI-accelerated CFD) (2024-02)byteLAKE's CFD Suite (AI-accelerated CFD) (2024-02)
byteLAKE's CFD Suite (AI-accelerated CFD) (2024-02)
 
Continuous Performance Testing: The New Standard
Continuous Performance Testing: The New StandardContinuous Performance Testing: The New Standard
Continuous Performance Testing: The New Standard
 
Viavi_TeraVM Core Emulator.pptx
Viavi_TeraVM Core Emulator.pptxViavi_TeraVM Core Emulator.pptx
Viavi_TeraVM Core Emulator.pptx
 
MIPI DevCon Seoul 2018: Next Generation Verification Process for Automotive a...
MIPI DevCon Seoul 2018: Next Generation Verification Process for Automotive a...MIPI DevCon Seoul 2018: Next Generation Verification Process for Automotive a...
MIPI DevCon Seoul 2018: Next Generation Verification Process for Automotive a...
 
Software and Machine Vision Competencies
Software and Machine Vision CompetenciesSoftware and Machine Vision Competencies
Software and Machine Vision Competencies
 
Introduction to architecture exploration
Introduction to architecture explorationIntroduction to architecture exploration
Introduction to architecture exploration
 
ERTMS Solutions general company presentation
ERTMS Solutions general company presentationERTMS Solutions general company presentation
ERTMS Solutions general company presentation
 
API Gateway How-To: The Many Ways to Apply the Gateway Pattern
API Gateway How-To: The Many Ways to Apply the Gateway PatternAPI Gateway How-To: The Many Ways to Apply the Gateway Pattern
API Gateway How-To: The Many Ways to Apply the Gateway Pattern
 
QA Meet up in Saratov 25.07.15: Инструменты для тестирования и Лондонская фон...
QA Meet up in Saratov 25.07.15: Инструменты для тестирования и Лондонская фон...QA Meet up in Saratov 25.07.15: Инструменты для тестирования и Лондонская фон...
QA Meet up in Saratov 25.07.15: Инструменты для тестирования и Лондонская фон...
 
BCO Inc
BCO IncBCO Inc
BCO Inc
 
Bluemix Local – Relay Options and Challenges
Bluemix Local – Relay Options and Challenges Bluemix Local – Relay Options and Challenges
Bluemix Local – Relay Options and Challenges
 
L3 Java CAPGEMINI_1.0.pptx
L3 Java CAPGEMINI_1.0.pptxL3 Java CAPGEMINI_1.0.pptx
L3 Java CAPGEMINI_1.0.pptx
 
Hello istio
Hello istioHello istio
Hello istio
 
OA VLSI course agenda
OA VLSI course agendaOA VLSI course agenda
OA VLSI course agenda
 

Mehr von Arrow Devices

UVM: Basic Sequences
UVM: Basic SequencesUVM: Basic Sequences
UVM: Basic SequencesArrow Devices
 
Basics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow DevicesBasics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow DevicesArrow Devices
 
Arrow Devices USB 2.0 Concepts
Arrow Devices USB 2.0 ConceptsArrow Devices USB 2.0 Concepts
Arrow Devices USB 2.0 ConceptsArrow Devices
 
Mastery: The key to Success and Happiness
Mastery: The key to Success and HappinessMastery: The key to Success and Happiness
Mastery: The key to Success and HappinessArrow Devices
 
Bidirectional Bus Modelling
Bidirectional Bus ModellingBidirectional Bus Modelling
Bidirectional Bus ModellingArrow Devices
 

Mehr von Arrow Devices (6)

UVM: Basic Sequences
UVM: Basic SequencesUVM: Basic Sequences
UVM: Basic Sequences
 
Basics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow DevicesBasics of Functional Verification - Arrow Devices
Basics of Functional Verification - Arrow Devices
 
Arrow Devices USB 2.0 Concepts
Arrow Devices USB 2.0 ConceptsArrow Devices USB 2.0 Concepts
Arrow Devices USB 2.0 Concepts
 
Mastery: The key to Success and Happiness
Mastery: The key to Success and HappinessMastery: The key to Success and Happiness
Mastery: The key to Success and Happiness
 
Bidirectional Bus Modelling
Bidirectional Bus ModellingBidirectional Bus Modelling
Bidirectional Bus Modelling
 
FIFO Design
FIFO DesignFIFO Design
FIFO Design
 

Kürzlich hochgeladen

Extrusion Processes and Their Limitations
Extrusion Processes and Their LimitationsExtrusion Processes and Their Limitations
Extrusion Processes and Their Limitations120cr0395
 
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...Dr.Costas Sachpazis
 
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writingPorous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writingrakeshbaidya232001
 
UNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSISUNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSISrknatarajan
 
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...ranjana rawat
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxJoão Esperancinha
 
Software Development Life Cycle By Team Orange (Dept. of Pharmacy)
Software Development Life Cycle By Team Orange (Dept. of Pharmacy)Software Development Life Cycle By Team Orange (Dept. of Pharmacy)
Software Development Life Cycle By Team Orange (Dept. of Pharmacy)Suman Mia
 
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINEMANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINESIVASHANKAR N
 
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICSAPPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICSKurinjimalarL3
 
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur EscortsCall Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur High Profile
 
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130Suhani Kapoor
 
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...RajaP95
 
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...ranjana rawat
 
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...Soham Mondal
 
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLSMANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLSSIVASHANKAR N
 
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur High Profile
 
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).pptssuser5c9d4b1
 
Processing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptxProcessing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptxpranjaldaimarysona
 
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...Call Girls in Nagpur High Profile
 
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptxIntroduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptxupamatechverse
 

Kürzlich hochgeladen (20)

Extrusion Processes and Their Limitations
Extrusion Processes and Their LimitationsExtrusion Processes and Their Limitations
Extrusion Processes and Their Limitations
 
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
 
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writingPorous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writing
 
UNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSISUNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSIS
 
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
 
Software Development Life Cycle By Team Orange (Dept. of Pharmacy)
Software Development Life Cycle By Team Orange (Dept. of Pharmacy)Software Development Life Cycle By Team Orange (Dept. of Pharmacy)
Software Development Life Cycle By Team Orange (Dept. of Pharmacy)
 
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINEMANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
 
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICSAPPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
 
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur EscortsCall Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
 
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
 
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
 
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
 
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
 
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLSMANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
 
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
 
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
 
Processing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptxProcessing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptx
 
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
 
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptxIntroduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
 

Arrow Devices MIPI MPHY Verification IP Solution

  • 1. MIPI MPHY “Checkmate” Verification IP An Introduction Nov 2014 CheckMate VIPs Verification Conquered.
  • 2. Introduction 2 “Easy to Use” “Catches tricky corner cases” “Provides complete comprehensive test coverage” These are some of the things being said by our customers about our MIPI MPHY Verification IP Solution. Our MIPI MPHY Verification IP Solution has been adopted by many top SoC/IP companies. In the coming slides, we talk about the major aspects of our mature MIPI MPHY Verification Solution.
  • 3. ▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Assertion Checker Monitor - BFM Capabilities & Architecture - Error injection capabilities ▪ Customer Testimonial Contents - Test bench Capabilities & Architecture - Debugging Features ▪ Youtube Demo Video
  • 4. 4 MIPI MPHY System Overview
  • 5. 5 MIPI MPHY MTX Overview
  • 6. 6 MIPI MPHY MTX FSM Overview
  • 7. MIPI MPHY MRX Overview Arrow Devices Confidential 7
  • 8. 8 MIPI MPHY MRX FSM Overview
  • 9. ▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
  • 10. MPHY DUT Verification Requirements 1. FSM transition 2. Error Scenarios 3. OMC Verification 4. HS Mode operation (Gears 1-3, Series A/B) 5. LS Mode operation (Gears 0-7) 6. Type-1/Type-2 operation 7. Register (Shadow and Effective) Read/Write 8. Reset Verification (Power ON Reset and Line Reset) 9. Line Encoding (8B10B) 10. Line Signaling (PWM and NRZ) 11. Clock and Data Recovery 8. Loop back mode (near, far, digital) 9. Parameterized RMMI Data Interface Width(10, 20, 40) 10
  • 11. ▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
  • 12. ▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
  • 13. MPHY Test-Bench Capabilities  Standard UVM compliant test-bench  Built-in Constrained Random and Compliance Test Suites  Assertion Checker/Monitor for protocol checks  Built-in property based compliance coverage  RMMI level Score Board for Data integrity Checks  Sequences to generate bursts random Data  Sequences to generate Line reset, Register read/writes, speed & gear changes  Sequences to exercise the MTX and MRX State machines  Supports Loopback Mode verification 13
  • 14. MPHY UVM Test Bench 14 MPHY_DUT_TX_LANE_Driver M-PHY TX RMMI CNTL RMMI DATA BFM DUT M-PHY RX RMMI CNTL RMMI DATA M-PHY RX RMMI CNTL RMMI DATA M-PHY TX RMMI CNTL RMMI DATA DP DN DP DN MPHY_DUT_TX _ RMMI_Driver MPHY_TX_CMD_DATA_ Sequencer SCORE BOARD MPHY_DUT_RX _ RMMI_Driver MPHY_BFM_RX _RMMI_Driver MPHY_BFM_TX _RMMI_Driver MPHY_DUT_RX_LANE_Driver MPHY_RX_CMD_DATA_ Sequencer M-PHY TB ENVIRONMENT Global Objects MPHY_TB_State MPHY_TB_Config Assertion Checker Monitor
  • 15. MPHY Test-suite • Combination of Directed Compliance and Constrained Random - Simple Data Transfer - FSM Transitions - Register read/write - Reset - Error Injection - Jitter/PPM injection 15
  • 16. ▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
  • 17. 17 MPHY Assertion Checker Monitor RX Registers Model RX FSM Model RX Register Handler RX SV Assertions MPHY TX DUT RMMI Tx Cntrl Intf TX DP TX DN TX Registers Model TX FSM Model TX Register Handler TX SV Assertions RMMI Tx Data Intf MPHY RX DUT MTX Checker Monitor RMMI Rx Cntrl Intf RMMI Rx Data Intf MRX Checker Monitor RX DP RX DN
  • 18. ▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
  • 19. MPHY BFM Capabilities  Supports MPHY v2.0, MPHY v3.0 , MPHY v3.1  Support for LS (PWM) and HS Mode  Support for all PWM gears(0-7) and all HS(1-3)gears  Supports both series A, B  Supports OMC Capabilities  Support for 10, 20 and 40 Data width interface  Support for programmable sync and Prepare length  Support for bypassing 8b10b Encoding  Support for Jitter and PPM testing (RX and TX)  Support for Dithering  Support for inverted driver polarity  Built in Error injection  Events for synchronization with Test-bench  Pure SystemVerilog – No Language/Methodology translators 19
  • 20. MPHY BFM - MTX Architecture 20 TX_FSM RMMI Data Intf Logic 8b10 Encoding PWM NRZ DP DN RMMI Ctrl Intf RMMI Data Intf Serial Intf TX RMMI Cntrl Interface handler TX Config
  • 21. MPHY BFM - MRX Architecture 21 RX_FSM RMMI Data Intf Logic 8b10 Decoding DP DN Symbol Clk Generation PWM NRZ Data and clk recovery RMMI Ctrl Intf RMMI Data Intf Serial Intf RMMI RX Cntrl Intf Handler RX Config
  • 22. ▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - MPHY Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - MPHY BFM Capabilities & Architecture ▪ Youtube Demo Video
  • 23. Error injection capabilities • Spec defined errors • 3b4b Encoding Error (Data/Control Symbols) • 5b6b Encoding Error (Data/Control Symbols) • Running Disparity Error • Reserved symbol Error • Non Spec defined errors • Bit Add and Bit Drop on Line • MK0 Corruption • TOB Corruption • Timing Error (Line reset ,Prepare, Sync length) 23
  • 24. ▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
  • 25. MPHY State Transition Debug with our inhouse PDA Debug Tool • Makes debug easier by presenting state machine states and transitions along with conditions that caused state transition • Each column is a state machine with states, transitions and state change conditions listed in time order 25
  • 26. MPHY Symbol and Control Debug with our PDA Debug Tool 26
  • 27. ▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
  • 28. Customer Testimonial "Our team at Mixel used Arrow Devices' MIPI MPHY VIP to validate our Type-I MPHY design. The VIP is easy to use and provides complete comprehensive test coverage for MPHY. With approximately ~300 tests (directed compliance as well as constrained random tests), the VIP helped us catch tricky corner case issues in our design. After verifying our design with Arrow Devices VIP, we are much more confident about our MPHY design to be risk free and standard compliant. We found Arrow Devices team very helpful, committed and, easy to work with. It provided excellent support throughout the verification phase.Overall, working with Arrow Devices has been very good and useful experience." Anupama Dikhit, Senior Design Engineer, Mixel
  • 29. Before You Leave… 29 Check out our other MIPI and JEDEC VIPs • MIPI Unipro Verification IP • MIPI CSI-3 Verification IP • JEDEC UFS Device Verification IP • JEDEC UFS Host Verification IP
  • 30. ▪ MPHY System Overview ▪ MPHY DUT Verification Requirements ▪ Arrow Devices’ MPHY “CheckMate” Verification IP - Test Bench Capabilities & Architecture - Assertion Checker Monitor - Error Injection Capabilities - Debugging Features ▪ Customer Testimonial Contents - BFM Capabilities & Architecture ▪ Youtube Demo Video
  • 31. Before You Leave… 31 Also Check Out Our Youtube Demo Video for MIPI MPHY Verification IP Solution!
  • 32. Thank You 32 Download Product Brochure Now! For more information Contact Us!