iit delhi interconnects multicore processors memory consistency moores law network on chip cache coherence scaling smruti r sarangi slot scheduling lock based programming software transactional memory stm transactional memory wait free lock free htm hardware transactional memory smrut sarangi smruti r. sarangi r statistical programming analytics vectors and arrays graphics in r analytics in r functional programming r programming
Mehr anzeigen