Jigar Chauhan

vlsi static timing analysis asic design full chip integration memory compiler physical design memory layout physical verification synthesis