SlideShare ist ein Scribd-Unternehmen logo
1 von 9
Architecture of FPGA Embedded
Multiprocessor Programmable Controller
Presented by
IIS TECHNOLOGIES
No: 40, C-Block,First Floor,HIET Campus,
North Parade Road,St.Thomas Mount,
Chennai, Tamil Nadu 600016.
Landline:044 4263 7391,mob:9952077540.
Email:info@iistechnologies.in,
Web:www.iistechnologies.in
www.iistechnologies.in
ABSTRACT
• This paper presents the design and implementation of a multiprocessor programmable controller
in field-programmable gate array (FPGA).
• The novelty of the proposed solution is that it combines two approaches used so far in the
domain of FPGA implementations of control algorithms, i.e., program based and hardware coded,
and applies multiple processors in a single FPGA chip.
• The controller is programmed according to the IEC 61131-3 standard and runs control tasks in
parallel.
• Performance tests of the prototype show that it is able to execute control programs significantly
faster than industrial programmable logic controllers.
www.iistechnologies.in
FLOW CHART
www.iistechnologies.in
CIRCUIT DIAGRAM
www.iistechnologies.in
TOOLS AND SOFTWARE USED
Software
• Simulation: Modelsim.
• Synthesize: Xilinx ISE.
Hardware
• FPGA-Spartan3E.
Language
• HDL- Hardware Description Language.
Note : Output will been shown proposed module in kit.
www.iistechnologies.in
Advantages
• Smaller Size,
• High Speed,
• High Performance,
• Low Power.
www.iistechnologies.in
Future Enhancement
• In this Project the ALU is designed with floating point operations and
can be expanded with new architecture with in the ALU Block.
www.iistechnologies.in
OUTPUT
• HARDWARE
• SIMULATION
www.iistechnologies.in
Contact
IIS TECHNOLOGIES
No: 40, C-Block,First Floor,HIET Campus,
North Parade Road,St.Thomas Mount,
Chennai, Tamil Nadu 600016.
Landline:044 4263 7391,mob:9952077540.
Email:info@iistechnologies.in,
Web:www.iistechnologies.in
www.iistechnologies.in

Weitere ähnliche Inhalte

Andere mochten auch

Analysis and impacts of implementing
Analysis and impacts of implementing    Analysis and impacts of implementing
Analysis and impacts of implementing IISTech2015
 
Algoritma copy
Algoritma   copyAlgoritma   copy
Algoritma copyEddy_TKJ
 
Shotrcut key di ms word
Shotrcut key di ms wordShotrcut key di ms word
Shotrcut key di ms wordEddy_TKJ
 
Input-Series–Output-Parallel-Connected Buck Rectifiers for High-Voltage Appli...
Input-Series–Output-Parallel-Connected Buck Rectifiers for High-Voltage Appli...Input-Series–Output-Parallel-Connected Buck Rectifiers for High-Voltage Appli...
Input-Series–Output-Parallel-Connected Buck Rectifiers for High-Voltage Appli...IISTech2015
 
Macam macam sistem operasi komputer dan pengertiannya
Macam   macam sistem operasi komputer dan pengertiannyaMacam   macam sistem operasi komputer dan pengertiannya
Macam macam sistem operasi komputer dan pengertiannyaEddy_TKJ
 
Microservices & Containers - Docker Bangalore Meetup #12
Microservices & Containers - Docker Bangalore Meetup #12Microservices & Containers - Docker Bangalore Meetup #12
Microservices & Containers - Docker Bangalore Meetup #12Aravind Ajad
 

Andere mochten auch (9)

Analysis and impacts of implementing
Analysis and impacts of implementing    Analysis and impacts of implementing
Analysis and impacts of implementing
 
CV 4 BMS 06 10 16
CV 4 BMS 06 10 16CV 4 BMS 06 10 16
CV 4 BMS 06 10 16
 
Ocr
OcrOcr
Ocr
 
Algoritma copy
Algoritma   copyAlgoritma   copy
Algoritma copy
 
Shotrcut key di ms word
Shotrcut key di ms wordShotrcut key di ms word
Shotrcut key di ms word
 
Input-Series–Output-Parallel-Connected Buck Rectifiers for High-Voltage Appli...
Input-Series–Output-Parallel-Connected Buck Rectifiers for High-Voltage Appli...Input-Series–Output-Parallel-Connected Buck Rectifiers for High-Voltage Appli...
Input-Series–Output-Parallel-Connected Buck Rectifiers for High-Voltage Appli...
 
Macam macam sistem operasi komputer dan pengertiannya
Macam   macam sistem operasi komputer dan pengertiannyaMacam   macam sistem operasi komputer dan pengertiannya
Macam macam sistem operasi komputer dan pengertiannya
 
Microservices & Containers - Docker Bangalore Meetup #12
Microservices & Containers - Docker Bangalore Meetup #12Microservices & Containers - Docker Bangalore Meetup #12
Microservices & Containers - Docker Bangalore Meetup #12
 
Hse uitm introduction
Hse uitm introductionHse uitm introduction
Hse uitm introduction
 

Ähnlich wie Architecture of fpga embedded multiprocessor programmable controller

FPGA Design Challenges
FPGA Design ChallengesFPGA Design Challenges
FPGA Design ChallengesKrishna Gaihre
 
System Development for Verification of General Purpose Input Output
System Development for Verification of General Purpose Input OutputSystem Development for Verification of General Purpose Input Output
System Development for Verification of General Purpose Input OutputRSIS International
 
Formal Methods for Dependable Neural Networks
Formal Methods for Dependable Neural Networks Formal Methods for Dependable Neural Networks
Formal Methods for Dependable Neural Networks Chih-Hong Cheng
 
Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...ISA Interchange
 
Graduation Project Documentation.PDF
Graduation Project Documentation.PDFGraduation Project Documentation.PDF
Graduation Project Documentation.PDFMostafa Elhoushi
 
Case study of DCS upgrade how to reduce stress during execution
Case study of DCS upgrade how to reduce stress during executionCase study of DCS upgrade how to reduce stress during execution
Case study of DCS upgrade how to reduce stress during executioniFluidsEng
 
Case study of dcs upgrade how to reduce stress during execution
Case study of dcs upgrade how to reduce stress during executionCase study of dcs upgrade how to reduce stress during execution
Case study of dcs upgrade how to reduce stress during executionJohn Kingsley
 
Microcontroller Based Testing of Digital IP-Core
Microcontroller Based Testing of Digital IP-CoreMicrocontroller Based Testing of Digital IP-Core
Microcontroller Based Testing of Digital IP-CoreVLSICS Design
 
Functional verification techniques EW16 session
Functional verification techniques  EW16 sessionFunctional verification techniques  EW16 session
Functional verification techniques EW16 sessionSameh El-Ashry
 
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)Karthik Sagar
 
Model Based System Design PPT MODULE IV.pptx
Model Based System Design PPT MODULE IV.pptxModel Based System Design PPT MODULE IV.pptx
Model Based System Design PPT MODULE IV.pptxssuseraaa4d6
 
Introduction to FPGA.ppt
Introduction to FPGA.pptIntroduction to FPGA.ppt
Introduction to FPGA.pptKBinduMadhavi1
 
design of FPGA based traffic light controller system
design of FPGA based traffic light controller systemdesign of FPGA based traffic light controller system
design of FPGA based traffic light controller systemVinny Chweety
 
Run time dynamic partial reconfiguration using microblaze soft core processor...
Run time dynamic partial reconfiguration using microblaze soft core processor...Run time dynamic partial reconfiguration using microblaze soft core processor...
Run time dynamic partial reconfiguration using microblaze soft core processor...eSAT Journals
 
Run time dynamic partial reconfiguration using
Run time dynamic partial reconfiguration usingRun time dynamic partial reconfiguration using
Run time dynamic partial reconfiguration usingeSAT Publishing House
 

Ähnlich wie Architecture of fpga embedded multiprocessor programmable controller (20)

I04425457
I04425457I04425457
I04425457
 
FPGA Design Challenges
FPGA Design ChallengesFPGA Design Challenges
FPGA Design Challenges
 
Rashmi_Palakkal_CV
Rashmi_Palakkal_CVRashmi_Palakkal_CV
Rashmi_Palakkal_CV
 
Ankur Goel Resume
Ankur Goel ResumeAnkur Goel Resume
Ankur Goel Resume
 
System Development for Verification of General Purpose Input Output
System Development for Verification of General Purpose Input OutputSystem Development for Verification of General Purpose Input Output
System Development for Verification of General Purpose Input Output
 
Formal Methods for Dependable Neural Networks
Formal Methods for Dependable Neural Networks Formal Methods for Dependable Neural Networks
Formal Methods for Dependable Neural Networks
 
Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...
 
Christopher_Reder_2016
Christopher_Reder_2016Christopher_Reder_2016
Christopher_Reder_2016
 
Graduation Project Documentation.PDF
Graduation Project Documentation.PDFGraduation Project Documentation.PDF
Graduation Project Documentation.PDF
 
Case study of DCS upgrade how to reduce stress during execution
Case study of DCS upgrade how to reduce stress during executionCase study of DCS upgrade how to reduce stress during execution
Case study of DCS upgrade how to reduce stress during execution
 
Case study of dcs upgrade how to reduce stress during execution
Case study of dcs upgrade how to reduce stress during executionCase study of dcs upgrade how to reduce stress during execution
Case study of dcs upgrade how to reduce stress during execution
 
Microcontroller Based Testing of Digital IP-Core
Microcontroller Based Testing of Digital IP-CoreMicrocontroller Based Testing of Digital IP-Core
Microcontroller Based Testing of Digital IP-Core
 
Yogesh K
Yogesh KYogesh K
Yogesh K
 
Functional verification techniques EW16 session
Functional verification techniques  EW16 sessionFunctional verification techniques  EW16 session
Functional verification techniques EW16 session
 
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
Fpga implementation of high speed 8 bit vedic multiplier using barrel shifter(1)
 
Model Based System Design PPT MODULE IV.pptx
Model Based System Design PPT MODULE IV.pptxModel Based System Design PPT MODULE IV.pptx
Model Based System Design PPT MODULE IV.pptx
 
Introduction to FPGA.ppt
Introduction to FPGA.pptIntroduction to FPGA.ppt
Introduction to FPGA.ppt
 
design of FPGA based traffic light controller system
design of FPGA based traffic light controller systemdesign of FPGA based traffic light controller system
design of FPGA based traffic light controller system
 
Run time dynamic partial reconfiguration using microblaze soft core processor...
Run time dynamic partial reconfiguration using microblaze soft core processor...Run time dynamic partial reconfiguration using microblaze soft core processor...
Run time dynamic partial reconfiguration using microblaze soft core processor...
 
Run time dynamic partial reconfiguration using
Run time dynamic partial reconfiguration usingRun time dynamic partial reconfiguration using
Run time dynamic partial reconfiguration using
 

Mehr von IISTech2015

A virtual synchronous machine implementation for distributed control of power...
A virtual synchronous machine implementation for distributed control of power...A virtual synchronous machine implementation for distributed control of power...
A virtual synchronous machine implementation for distributed control of power...IISTech2015
 
Versatile control of unidirectional ac–dc boost converters for power quality ...
Versatile control of unidirectional ac–dc boost converters for power quality ...Versatile control of unidirectional ac–dc boost converters for power quality ...
Versatile control of unidirectional ac–dc boost converters for power quality ...IISTech2015
 
Novel modular multiple input bidirectional dc–dc power converter (mipc) for h...
Novel modular multiple input bidirectional dc–dc power converter (mipc) for h...Novel modular multiple input bidirectional dc–dc power converter (mipc) for h...
Novel modular multiple input bidirectional dc–dc power converter (mipc) for h...IISTech2015
 
A bidirectional llc resonant converter with automatic forward and backward mo...
A bidirectional llc resonant converter with automatic forward and backward mo...A bidirectional llc resonant converter with automatic forward and backward mo...
A bidirectional llc resonant converter with automatic forward and backward mo...IISTech2015
 
Optimal configuration of network coding in ad hoc networks
Optimal configuration of network coding in ad hoc networksOptimal configuration of network coding in ad hoc networks
Optimal configuration of network coding in ad hoc networksIISTech2015
 
Vanet modeling and clustering design under practical traffic, channel and mob...
Vanet modeling and clustering design under practical traffic, channel and mob...Vanet modeling and clustering design under practical traffic, channel and mob...
Vanet modeling and clustering design under practical traffic, channel and mob...IISTech2015
 
Real time path planning based on hybrid vanet enhanced transportation system
Real time path planning based on hybrid vanet enhanced transportation systemReal time path planning based on hybrid vanet enhanced transportation system
Real time path planning based on hybrid vanet enhanced transportation systemIISTech2015
 
Defending against collaborative attacks by malicious nodes in manets a cooper...
Defending against collaborative attacks by malicious nodes in manets a cooper...Defending against collaborative attacks by malicious nodes in manets a cooper...
Defending against collaborative attacks by malicious nodes in manets a cooper...IISTech2015
 
Cooperative load balancing and dynamic channel allocation for cluster based m...
Cooperative load balancing and dynamic channel allocation for cluster based m...Cooperative load balancing and dynamic channel allocation for cluster based m...
Cooperative load balancing and dynamic channel allocation for cluster based m...IISTech2015
 
An efficient distributed trust model for wireless sensor networks
An efficient distributed trust model for wireless sensor networksAn efficient distributed trust model for wireless sensor networks
An efficient distributed trust model for wireless sensor networksIISTech2015
 
2015-2016 IEEE Project Titles
2015-2016 IEEE Project Titles2015-2016 IEEE Project Titles
2015-2016 IEEE Project TitlesIISTech2015
 
The Delta Configured Modular Multilevel Converter
The Delta Configured Modular Multilevel ConverterThe Delta Configured Modular Multilevel Converter
The Delta Configured Modular Multilevel ConverterIISTech2015
 
Modular Cascaded H-Bridge Multilevel PV Inverter with Distributed MPPT for Gr...
Modular Cascaded H-Bridge Multilevel PV Inverter with Distributed MPPT for Gr...Modular Cascaded H-Bridge Multilevel PV Inverter with Distributed MPPT for Gr...
Modular Cascaded H-Bridge Multilevel PV Inverter with Distributed MPPT for Gr...IISTech2015
 
Bridgeless PFC-Modified SEPIC Rectifier With Extended Gain for Universal Inpu...
Bridgeless PFC-Modified SEPIC Rectifier With Extended Gain for Universal Inpu...Bridgeless PFC-Modified SEPIC Rectifier With Extended Gain for Universal Inpu...
Bridgeless PFC-Modified SEPIC Rectifier With Extended Gain for Universal Inpu...IISTech2015
 
Analysis of Dual-Carrier Modulator for Bidirectional Non inverting Buck–Boost...
Analysis of Dual-Carrier Modulator for Bidirectional Non inverting Buck–Boost...Analysis of Dual-Carrier Modulator for Bidirectional Non inverting Buck–Boost...
Analysis of Dual-Carrier Modulator for Bidirectional Non inverting Buck–Boost...IISTech2015
 
A novel drive method for high speed brushless
A novel drive method for high speed brushless  A novel drive method for high speed brushless
A novel drive method for high speed brushless IISTech2015
 
A Multi-Input Bridgeless Resonant AC-DC Converter for Electromagnetic Energy ...
A Multi-Input Bridgeless Resonant AC-DC Converter for Electromagnetic Energy ...A Multi-Input Bridgeless Resonant AC-DC Converter for Electromagnetic Energy ...
A Multi-Input Bridgeless Resonant AC-DC Converter for Electromagnetic Energy ...IISTech2015
 
A high step up converter with voltage
A high step up converter with voltageA high step up converter with voltage
A high step up converter with voltageIISTech2015
 

Mehr von IISTech2015 (18)

A virtual synchronous machine implementation for distributed control of power...
A virtual synchronous machine implementation for distributed control of power...A virtual synchronous machine implementation for distributed control of power...
A virtual synchronous machine implementation for distributed control of power...
 
Versatile control of unidirectional ac–dc boost converters for power quality ...
Versatile control of unidirectional ac–dc boost converters for power quality ...Versatile control of unidirectional ac–dc boost converters for power quality ...
Versatile control of unidirectional ac–dc boost converters for power quality ...
 
Novel modular multiple input bidirectional dc–dc power converter (mipc) for h...
Novel modular multiple input bidirectional dc–dc power converter (mipc) for h...Novel modular multiple input bidirectional dc–dc power converter (mipc) for h...
Novel modular multiple input bidirectional dc–dc power converter (mipc) for h...
 
A bidirectional llc resonant converter with automatic forward and backward mo...
A bidirectional llc resonant converter with automatic forward and backward mo...A bidirectional llc resonant converter with automatic forward and backward mo...
A bidirectional llc resonant converter with automatic forward and backward mo...
 
Optimal configuration of network coding in ad hoc networks
Optimal configuration of network coding in ad hoc networksOptimal configuration of network coding in ad hoc networks
Optimal configuration of network coding in ad hoc networks
 
Vanet modeling and clustering design under practical traffic, channel and mob...
Vanet modeling and clustering design under practical traffic, channel and mob...Vanet modeling and clustering design under practical traffic, channel and mob...
Vanet modeling and clustering design under practical traffic, channel and mob...
 
Real time path planning based on hybrid vanet enhanced transportation system
Real time path planning based on hybrid vanet enhanced transportation systemReal time path planning based on hybrid vanet enhanced transportation system
Real time path planning based on hybrid vanet enhanced transportation system
 
Defending against collaborative attacks by malicious nodes in manets a cooper...
Defending against collaborative attacks by malicious nodes in manets a cooper...Defending against collaborative attacks by malicious nodes in manets a cooper...
Defending against collaborative attacks by malicious nodes in manets a cooper...
 
Cooperative load balancing and dynamic channel allocation for cluster based m...
Cooperative load balancing and dynamic channel allocation for cluster based m...Cooperative load balancing and dynamic channel allocation for cluster based m...
Cooperative load balancing and dynamic channel allocation for cluster based m...
 
An efficient distributed trust model for wireless sensor networks
An efficient distributed trust model for wireless sensor networksAn efficient distributed trust model for wireless sensor networks
An efficient distributed trust model for wireless sensor networks
 
2015-2016 IEEE Project Titles
2015-2016 IEEE Project Titles2015-2016 IEEE Project Titles
2015-2016 IEEE Project Titles
 
The Delta Configured Modular Multilevel Converter
The Delta Configured Modular Multilevel ConverterThe Delta Configured Modular Multilevel Converter
The Delta Configured Modular Multilevel Converter
 
Modular Cascaded H-Bridge Multilevel PV Inverter with Distributed MPPT for Gr...
Modular Cascaded H-Bridge Multilevel PV Inverter with Distributed MPPT for Gr...Modular Cascaded H-Bridge Multilevel PV Inverter with Distributed MPPT for Gr...
Modular Cascaded H-Bridge Multilevel PV Inverter with Distributed MPPT for Gr...
 
Bridgeless PFC-Modified SEPIC Rectifier With Extended Gain for Universal Inpu...
Bridgeless PFC-Modified SEPIC Rectifier With Extended Gain for Universal Inpu...Bridgeless PFC-Modified SEPIC Rectifier With Extended Gain for Universal Inpu...
Bridgeless PFC-Modified SEPIC Rectifier With Extended Gain for Universal Inpu...
 
Analysis of Dual-Carrier Modulator for Bidirectional Non inverting Buck–Boost...
Analysis of Dual-Carrier Modulator for Bidirectional Non inverting Buck–Boost...Analysis of Dual-Carrier Modulator for Bidirectional Non inverting Buck–Boost...
Analysis of Dual-Carrier Modulator for Bidirectional Non inverting Buck–Boost...
 
A novel drive method for high speed brushless
A novel drive method for high speed brushless  A novel drive method for high speed brushless
A novel drive method for high speed brushless
 
A Multi-Input Bridgeless Resonant AC-DC Converter for Electromagnetic Energy ...
A Multi-Input Bridgeless Resonant AC-DC Converter for Electromagnetic Energy ...A Multi-Input Bridgeless Resonant AC-DC Converter for Electromagnetic Energy ...
A Multi-Input Bridgeless Resonant AC-DC Converter for Electromagnetic Energy ...
 
A high step up converter with voltage
A high step up converter with voltageA high step up converter with voltage
A high step up converter with voltage
 

Architecture of fpga embedded multiprocessor programmable controller

  • 1. Architecture of FPGA Embedded Multiprocessor Programmable Controller Presented by IIS TECHNOLOGIES No: 40, C-Block,First Floor,HIET Campus, North Parade Road,St.Thomas Mount, Chennai, Tamil Nadu 600016. Landline:044 4263 7391,mob:9952077540. Email:info@iistechnologies.in, Web:www.iistechnologies.in www.iistechnologies.in
  • 2. ABSTRACT • This paper presents the design and implementation of a multiprocessor programmable controller in field-programmable gate array (FPGA). • The novelty of the proposed solution is that it combines two approaches used so far in the domain of FPGA implementations of control algorithms, i.e., program based and hardware coded, and applies multiple processors in a single FPGA chip. • The controller is programmed according to the IEC 61131-3 standard and runs control tasks in parallel. • Performance tests of the prototype show that it is able to execute control programs significantly faster than industrial programmable logic controllers. www.iistechnologies.in
  • 5. TOOLS AND SOFTWARE USED Software • Simulation: Modelsim. • Synthesize: Xilinx ISE. Hardware • FPGA-Spartan3E. Language • HDL- Hardware Description Language. Note : Output will been shown proposed module in kit. www.iistechnologies.in
  • 6. Advantages • Smaller Size, • High Speed, • High Performance, • Low Power. www.iistechnologies.in
  • 7. Future Enhancement • In this Project the ALU is designed with floating point operations and can be expanded with new architecture with in the ALU Block. www.iistechnologies.in
  • 9. Contact IIS TECHNOLOGIES No: 40, C-Block,First Floor,HIET Campus, North Parade Road,St.Thomas Mount, Chennai, Tamil Nadu 600016. Landline:044 4263 7391,mob:9952077540. Email:info@iistechnologies.in, Web:www.iistechnologies.in www.iistechnologies.in