SlideShare ist ein Scribd-Unternehmen logo
1 von 35
Multiplexer and Demultiplexer
Presented by
Dr. Gargi Khanna
Associate Professor
E&CED Dept. , NIT Hamirpur, HP.
Multiplexer (MUX)
• A MUX is a digital switch that
has multiple inputs (sources)
and a single output
(destination).
• The select lines determine
which input is connected to the
output.
• MUX Types
 2-to-1 (1 select line)
 4-to-1 (2 select lines)
 8-to-1 (3 select lines)
 16-to-1 (4 select lines)
2
Multiplexer
Block Diagram
Select
Lines
Inputs
(sources)
Output
(destination)
1
2N
N
MUX
MULTIPLEXERS
Multiplexer
Typical Application of a MUX
4
MP3 Player
Docking Station
Laptop
Sound Card
Digital
Satellite
Digital
Cable TV
Surround Sound System
MUX
D0
D1
D2
D3
Y
B A Selected Source
0 0 MP3
0 1 Laptop
1 0 Satellite
1 1 Cable TV
Multiple Sources Single Destination
Selector
4-to-1 Multiplexer (MUX)
5
B A Y
0 0 D0
0 1 D1
1 0 D2
1 1 D3
MUX
D0
D1
D2
D3
Y
B A
Y=A’B’D0+AB’D1+A’BD2+ABD3
S0=0, s1=1
4-to-1 Multiplexer Waveforms
7
D0
D1
D2
D3
A
B
Y
D0 D1 D2 D3 D0 D1 D2 D3
Input
Data
Select
Line
Output
Data
Medium Scale Integration MUX
8
4-to-1 MUX 8-to-1 MUX 16-to-1 MUX
Inputs
Select
Enable
Output (Y)
(and inverted output)
Y=A’B’Ç’D0+A’B’CD1+A’B C’D2
Combinational Logic Design Using Multiplexers
Use of multiplexers offers the following advantages:
1.Simplification of logic expression is not required.
2. It minimises the IC package count.
3. Logic design is simplified.
Implement of logic expression using MUX
• For using the multiplexer as a logic element, either the
truth table or one of the standard forms of logic
expression must be available.
The design procedure is given below:
• 1. Identify the decimal number corresponding to each
minterm in the expression.
• The input lines corresponding to these numbers are to be
connected to logic 1 level.
• 2. All other input lines are to be connected to logic 0 level.
• 3. The inputs are to be applied to select lines.
10
Implement the expression using a multiplexer.
f(A, B, C, D) = Σ m(0, 2, 3, 6, 8, 9, 12, 14)
Since there are four variables, therefore, a multiplexer with four
select inputs is required. The circuit of 16:1 multiplexer connected to
implement the above expression
All mean terms are connected with logic 1 and remaining inputs are
connected with logic 0.
Demultiplexer (DEMUX)
• A DEMUX is a digital switch
with a single input (source)
and a multiple outputs
(destinations).
• The select lines determine
which output the input is
connected to.
• DEMUX Types
 1-to-2 (1 select line)
 1-to-4 (2 select lines)
 1-to-8 (3 select lines)
 1-to-16 (4 select lines)
18
Demultiplexer
Block Diagram
Select
Lines
Input
(source)
Outputs
(destinations)
2N
1
N
DEMUX
DEMULTIPLEXERS/DECODERS AND THEIR USE IN COMBINATIONAL LOGIC
DESIGN
Demultiplexer
Typical Application of a DEMUX
20
Single Source Multiple Destinations
Selector
D0
D1
D2
D3
X
DEMUX
B A Selected Destination
0 0 B/W Laser Printer
0 1 Fax Machine
1 0 Color Inkjet Printer
1 1 Pen Plotter
B/W Laser
Printer
Color Inkjet
Printer
Pen
Plotter
Fax
Machine
1-to-4 De-Multiplexer (DEMUX)
21
B A D0 D1 D2 D3
0 0 X 0 0 0
0 1 0 X 0 0
1 0 0 0 X 0
1 1 0 0 0 X
D0
D1
D2
D3
X
B A
DEMUX
1-to-4 De-Multiplexer Waveforms
22
X
S0
S1
D0
D1
D2
D3
Output
Data
Select
Line
Input
Data
Medium Scale Integration DEMUX
23
1-to-4 DEMUX 1-to-8 DEMUX 16-to-1 MUX
Select
Input
(inverted)
Outputs
(inverted)
Most Medium Scale Integrated (MSI) DEMUXs have inverted
outputs. This is done because it requires few logic gates to
implement DEMUXs with inverted outputs rather than no-
inverted outputs.
Available Demultiplexer ICs
DECODERS
• Decoder is a combinational circuit that converts binary
information from “n” input lines to amaximum of 2nunique
output lines . if the n-bit coded information has unused
combinations ,the decoder may have fewer than 2n
outputs.
2:4 Decoder
3-to-8-line decoder
3:8 Line Decoder
Circuit diagram
Full Adder using Decoder
30
31
Implement the following multi-output combinational logic circuit
using a 4-to-
16-line decoder.
F1 = Σ m (1, 2, 4, 7, 8, 11, 12, 13)
F2 = Σ m (2, 3, 9, 11)
F3 = Σ m(10, 12, 13, 14)
F4 = Σ m (2, 4, 8)
Thankyou
35

Weitere ähnliche Inhalte

Was ist angesagt?

Was ist angesagt? (20)

Encoder & Decoder
Encoder & DecoderEncoder & Decoder
Encoder & Decoder
 
Basics of digital electronics
Basics of digital electronicsBasics of digital electronics
Basics of digital electronics
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Decoders-Digital Electronics
Decoders-Digital ElectronicsDecoders-Digital Electronics
Decoders-Digital Electronics
 
Flipflop
FlipflopFlipflop
Flipflop
 
Multiplexers
MultiplexersMultiplexers
Multiplexers
 
Presentation on Flip Flop
Presentation  on Flip FlopPresentation  on Flip Flop
Presentation on Flip Flop
 
Logic families
Logic familiesLogic families
Logic families
 
sequential circuits
sequential circuitssequential circuits
sequential circuits
 
JK flip flop in Digital electronics
JK flip flop in Digital electronicsJK flip flop in Digital electronics
JK flip flop in Digital electronics
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Flip-Flop || Digital Electronics
Flip-Flop || Digital ElectronicsFlip-Flop || Digital Electronics
Flip-Flop || Digital Electronics
 
module1:Introduction to digital electronics
module1:Introduction to digital electronicsmodule1:Introduction to digital electronics
module1:Introduction to digital electronics
 
Bcd to excess 3 code converter
Bcd to excess 3 code converterBcd to excess 3 code converter
Bcd to excess 3 code converter
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
 
decoder and encoder
 decoder and encoder decoder and encoder
decoder and encoder
 
DIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic GatesDIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic Gates
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
Encoders
EncodersEncoders
Encoders
 
Sequential circuits in Digital Electronics
Sequential circuits in Digital ElectronicsSequential circuits in Digital Electronics
Sequential circuits in Digital Electronics
 

Ähnlich wie Multiplexers and Demultiplexers

1 Multiplexer
1 Multiplexer1 Multiplexer
1 Multiplexer
na491
 
1Multiplexer
1Multiplexer1Multiplexer
1Multiplexer
ooms2001
 
عرض تقديمي1
عرض تقديمي1عرض تقديمي1
عرض تقديمي1
hmhashmi
 
عرض تقديمي1.pdf
عرض تقديمي1.pdfعرض تقديمي1.pdf
عرض تقديمي1.pdf
hmhashmi
 
COMPUTER ORGANIZATION -Multiplexer,Demultiplexer, Encoder
COMPUTER ORGANIZATION -Multiplexer,Demultiplexer, EncoderCOMPUTER ORGANIZATION -Multiplexer,Demultiplexer, Encoder
COMPUTER ORGANIZATION -Multiplexer,Demultiplexer, Encoder
Vanitha Chandru
 

Ähnlich wie Multiplexers and Demultiplexers (20)

Multiplexer & Demultiplexer
Multiplexer & DemultiplexerMultiplexer & Demultiplexer
Multiplexer & Demultiplexer
 
Multiplexers
MultiplexersMultiplexers
Multiplexers
 
Glory - MuxDemuxvygytftftftgyguyhuhyufd57.pptx
Glory - MuxDemuxvygytftftftgyguyhuhyufd57.pptxGlory - MuxDemuxvygytftftftgyguyhuhyufd57.pptx
Glory - MuxDemuxvygytftftftgyguyhuhyufd57.pptx
 
Multiplexer and De-Multiplexer
Multiplexer and De-MultiplexerMultiplexer and De-Multiplexer
Multiplexer and De-Multiplexer
 
1 Multiplexer
1 Multiplexer1 Multiplexer
1 Multiplexer
 
1Multiplexer
1Multiplexer1Multiplexer
1Multiplexer
 
عرض تقديمي1
عرض تقديمي1عرض تقديمي1
عرض تقديمي1
 
عرض تقديمي1.pdf
عرض تقديمي1.pdfعرض تقديمي1.pdf
عرض تقديمي1.pdf
 
COMPUTER ORGANIZATION -Multiplexer,Demultiplexer, Encoder
COMPUTER ORGANIZATION -Multiplexer,Demultiplexer, EncoderCOMPUTER ORGANIZATION -Multiplexer,Demultiplexer, Encoder
COMPUTER ORGANIZATION -Multiplexer,Demultiplexer, Encoder
 
multiplexer 4 input
multiplexer 4 inputmultiplexer 4 input
multiplexer 4 input
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
ATT SMK.pptx
ATT SMK.pptxATT SMK.pptx
ATT SMK.pptx
 
LOGIC DECODERS and MULTI.pptx
LOGIC DECODERS and MULTI.pptxLOGIC DECODERS and MULTI.pptx
LOGIC DECODERS and MULTI.pptx
 
UNIT3.3.pdf
UNIT3.3.pdfUNIT3.3.pdf
UNIT3.3.pdf
 
Decoder encoder
Decoder   encoderDecoder   encoder
Decoder encoder
 
Chapter 4 combinational circuit
Chapter 4 combinational circuit Chapter 4 combinational circuit
Chapter 4 combinational circuit
 
11.ppt
11.ppt11.ppt
11.ppt
 
demultiplexers.ppt
demultiplexers.pptdemultiplexers.ppt
demultiplexers.ppt
 
Introduction to multiplexer and demultiplexer
Introduction to multiplexer and demultiplexerIntroduction to multiplexer and demultiplexer
Introduction to multiplexer and demultiplexer
 
CSL 202, Multiplexer and Demultiplexer
CSL 202, Multiplexer and DemultiplexerCSL 202, Multiplexer and Demultiplexer
CSL 202, Multiplexer and Demultiplexer
 

Mehr von GargiKhanna1

Mehr von GargiKhanna1 (18)

Latch & Flip-Flop.pptx
Latch & Flip-Flop.pptxLatch & Flip-Flop.pptx
Latch & Flip-Flop.pptx
 
MOS logic family
MOS logic familyMOS logic family
MOS logic family
 
Digital Counter Design
 Digital Counter Design Digital Counter Design
Digital Counter Design
 
Latch and flip flop
Latch and flip flopLatch and flip flop
Latch and flip flop
 
Combinational Logic Circuit
Combinational Logic CircuitCombinational Logic Circuit
Combinational Logic Circuit
 
Karnaugh Map
Karnaugh MapKarnaugh Map
Karnaugh Map
 
Error detection and correction codes
Error detection and correction codesError detection and correction codes
Error detection and correction codes
 
Number system
Number system Number system
Number system
 
Logic Level Techniques for Power Reduction
Logic Level Techniques for Power Reduction Logic Level Techniques for Power Reduction
Logic Level Techniques for Power Reduction
 
Architectural Level Techniques
Architectural Level TechniquesArchitectural Level Techniques
Architectural Level Techniques
 
Probabilistic Power Analysis
Probabilistic Power AnalysisProbabilistic Power Analysis
Probabilistic Power Analysis
 
Monte carlo analysis
Monte carlo analysisMonte carlo analysis
Monte carlo analysis
 
Simulation power analysis low power vlsi
Simulation power analysis   low power vlsiSimulation power analysis   low power vlsi
Simulation power analysis low power vlsi
 
Boolean Function SOP & POS
Boolean Function SOP &  POSBoolean Function SOP &  POS
Boolean Function SOP & POS
 
Logic gate
Logic gateLogic gate
Logic gate
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
Binary codes
Binary codesBinary codes
Binary codes
 
Binary Arithmetic
Binary ArithmeticBinary Arithmetic
Binary Arithmetic
 

Kürzlich hochgeladen

VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
dharasingh5698
 
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Christo Ananth
 
AKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes ---  Unit 3.pdfAKTU Computer Networks notes ---  Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdf
ankushspencer015
 
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort ServiceCall Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
9953056974 Low Rate Call Girls In Saket, Delhi NCR
 

Kürzlich hochgeladen (20)

ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdfONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
 
chapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineeringchapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineering
 
Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...
Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...
Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
 
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptxCoefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptx
 
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
 
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
 
AKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes ---  Unit 3.pdfAKTU Computer Networks notes ---  Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdf
 
UNIT - IV - Air Compressors and its Performance
UNIT - IV - Air Compressors and its PerformanceUNIT - IV - Air Compressors and its Performance
UNIT - IV - Air Compressors and its Performance
 
Booking open Available Pune Call Girls Pargaon 6297143586 Call Hot Indian Gi...
Booking open Available Pune Call Girls Pargaon  6297143586 Call Hot Indian Gi...Booking open Available Pune Call Girls Pargaon  6297143586 Call Hot Indian Gi...
Booking open Available Pune Call Girls Pargaon 6297143586 Call Hot Indian Gi...
 
Call for Papers - International Journal of Intelligent Systems and Applicatio...
Call for Papers - International Journal of Intelligent Systems and Applicatio...Call for Papers - International Journal of Intelligent Systems and Applicatio...
Call for Papers - International Journal of Intelligent Systems and Applicatio...
 
Unit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfUnit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdf
 
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . ppt
 
Roadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and RoutesRoadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and Routes
 
Thermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptThermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.ppt
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPT
 
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
 
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort ServiceCall Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
Call Girls in Ramesh Nagar Delhi 💯 Call Us 🔝9953056974 🔝 Escort Service
 
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghly
 

Multiplexers and Demultiplexers

  • 1. Multiplexer and Demultiplexer Presented by Dr. Gargi Khanna Associate Professor E&CED Dept. , NIT Hamirpur, HP.
  • 2. Multiplexer (MUX) • A MUX is a digital switch that has multiple inputs (sources) and a single output (destination). • The select lines determine which input is connected to the output. • MUX Types  2-to-1 (1 select line)  4-to-1 (2 select lines)  8-to-1 (3 select lines)  16-to-1 (4 select lines) 2 Multiplexer Block Diagram Select Lines Inputs (sources) Output (destination) 1 2N N MUX
  • 4. Typical Application of a MUX 4 MP3 Player Docking Station Laptop Sound Card Digital Satellite Digital Cable TV Surround Sound System MUX D0 D1 D2 D3 Y B A Selected Source 0 0 MP3 0 1 Laptop 1 0 Satellite 1 1 Cable TV Multiple Sources Single Destination Selector
  • 5. 4-to-1 Multiplexer (MUX) 5 B A Y 0 0 D0 0 1 D1 1 0 D2 1 1 D3 MUX D0 D1 D2 D3 Y B A Y=A’B’D0+AB’D1+A’BD2+ABD3
  • 7. 4-to-1 Multiplexer Waveforms 7 D0 D1 D2 D3 A B Y D0 D1 D2 D3 D0 D1 D2 D3 Input Data Select Line Output Data
  • 8. Medium Scale Integration MUX 8 4-to-1 MUX 8-to-1 MUX 16-to-1 MUX Inputs Select Enable Output (Y) (and inverted output) Y=A’B’Ç’D0+A’B’CD1+A’B C’D2
  • 9. Combinational Logic Design Using Multiplexers Use of multiplexers offers the following advantages: 1.Simplification of logic expression is not required. 2. It minimises the IC package count. 3. Logic design is simplified.
  • 10. Implement of logic expression using MUX • For using the multiplexer as a logic element, either the truth table or one of the standard forms of logic expression must be available. The design procedure is given below: • 1. Identify the decimal number corresponding to each minterm in the expression. • The input lines corresponding to these numbers are to be connected to logic 1 level. • 2. All other input lines are to be connected to logic 0 level. • 3. The inputs are to be applied to select lines. 10
  • 11. Implement the expression using a multiplexer. f(A, B, C, D) = Σ m(0, 2, 3, 6, 8, 9, 12, 14) Since there are four variables, therefore, a multiplexer with four select inputs is required. The circuit of 16:1 multiplexer connected to implement the above expression All mean terms are connected with logic 1 and remaining inputs are connected with logic 0.
  • 12.
  • 13.
  • 14.
  • 15.
  • 16.
  • 17.
  • 18. Demultiplexer (DEMUX) • A DEMUX is a digital switch with a single input (source) and a multiple outputs (destinations). • The select lines determine which output the input is connected to. • DEMUX Types  1-to-2 (1 select line)  1-to-4 (2 select lines)  1-to-8 (3 select lines)  1-to-16 (4 select lines) 18 Demultiplexer Block Diagram Select Lines Input (source) Outputs (destinations) 2N 1 N DEMUX
  • 19. DEMULTIPLEXERS/DECODERS AND THEIR USE IN COMBINATIONAL LOGIC DESIGN Demultiplexer
  • 20. Typical Application of a DEMUX 20 Single Source Multiple Destinations Selector D0 D1 D2 D3 X DEMUX B A Selected Destination 0 0 B/W Laser Printer 0 1 Fax Machine 1 0 Color Inkjet Printer 1 1 Pen Plotter B/W Laser Printer Color Inkjet Printer Pen Plotter Fax Machine
  • 21. 1-to-4 De-Multiplexer (DEMUX) 21 B A D0 D1 D2 D3 0 0 X 0 0 0 0 1 0 X 0 0 1 0 0 0 X 0 1 1 0 0 0 X D0 D1 D2 D3 X B A DEMUX
  • 23. Medium Scale Integration DEMUX 23 1-to-4 DEMUX 1-to-8 DEMUX 16-to-1 MUX Select Input (inverted) Outputs (inverted) Most Medium Scale Integrated (MSI) DEMUXs have inverted outputs. This is done because it requires few logic gates to implement DEMUXs with inverted outputs rather than no- inverted outputs.
  • 25. DECODERS • Decoder is a combinational circuit that converts binary information from “n” input lines to amaximum of 2nunique output lines . if the n-bit coded information has unused combinations ,the decoder may have fewer than 2n outputs.
  • 30. Full Adder using Decoder 30
  • 31. 31 Implement the following multi-output combinational logic circuit using a 4-to- 16-line decoder. F1 = Σ m (1, 2, 4, 7, 8, 11, 12, 13) F2 = Σ m (2, 3, 9, 11) F3 = Σ m(10, 12, 13, 14) F4 = Σ m (2, 4, 8)
  • 32.
  • 33.
  • 34.