SlideShare ist ein Scribd-Unternehmen logo

Chapter5-mikroprocessor

•Als PPT, PDF herunterladen•
•
teknik komputer ui
teknik komputer ui
1 von 43
Arithmetic and Logic Instructions A Course in Microprocessor Electrical Engineering Department University of Indonesia
Addition-Subtraction-Comparison ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Addition-Subtraction-Comparison (cont’d) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Addition-Subtraction-Comparison (cont’d) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Addition-Subtraction-Comparison (cont’d) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Multiplication and Division ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Multiplication and Division (cont’d) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Multiplication and Division (cont’d) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Multiplication and Division (cont’d) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
BCD and ASCII Arithmetic ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
BCD and ASCII Arithmetic (cont’d) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Basic Logic Instruction ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Basic Logic Instruction (cont’d) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Shift and Rotate ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Shift and Rotate (cont’d) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
String Comparisons ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Empfohlen

K map
K mapK map
K mapdeepak15015
 
K map.
K map.K map.
K map.Chethan N Shetty
 
K map
K mapK map
K mapPranjali Rawat
 
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...ijcisjournal
 
K map
K mapK map
K mapAbhijit Jadhav
 
Karnaugh map
Karnaugh mapKarnaugh map
Karnaugh mapVanitha Chandru
 
DCF - K map
DCF - K mapDCF - K map
DCF - K mapvinothinisureshbabu
 
A High Throughput CFA AES S-Box with Error Correction Capability
A High Throughput CFA AES S-Box with Error Correction CapabilityA High Throughput CFA AES S-Box with Error Correction Capability
A High Throughput CFA AES S-Box with Error Correction CapabilityIOSR Journals
 

Empfohlen

K map
K mapK map
K mapdeepak15015
 
K map.
K map.K map.
K map.Chethan N Shetty
 
K map
K mapK map
K mapPranjali Rawat
 
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...
Implementation of Low-Complexity Redundant Multiplier Architecture for Finite...ijcisjournal
 
K map
K mapK map
K mapAbhijit Jadhav
 
Karnaugh map
Karnaugh mapKarnaugh map
Karnaugh mapVanitha Chandru
 
DCF - K map
DCF - K mapDCF - K map
DCF - K mapvinothinisureshbabu
 
A High Throughput CFA AES S-Box with Error Correction Capability
A High Throughput CFA AES S-Box with Error Correction CapabilityA High Throughput CFA AES S-Box with Error Correction Capability
A High Throughput CFA AES S-Box with Error Correction CapabilityIOSR Journals
 
Area Efficient and Reduced Pin Count Multipliers
Area Efficient and Reduced Pin Count MultipliersArea Efficient and Reduced Pin Count Multipliers
Area Efficient and Reduced Pin Count MultipliersCSCJournals
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1Supanna Shirguppe
 
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGICFULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGICBUKYABALAJI
 
KARNAUGH MAPS
KARNAUGH MAPSKARNAUGH MAPS
KARNAUGH MAPSWasan Jitjumnong
 
Optimization of basic blocks
Optimization of basic blocksOptimization of basic blocks
Optimization of basic blocksishwarya516
 
2.8 normal forms gnf & problems
2.8 normal forms gnf & problems2.8 normal forms gnf & problems
2.8 normal forms gnf & problemsSampath Kumar S
 
Basics of K map
Basics of K mapBasics of K map
Basics of K mapyogeshvaidya13
 
5.1 writing linear equations in slope intercept form
5.1 writing linear equations in slope intercept form5.1 writing linear equations in slope intercept form
5.1 writing linear equations in slope intercept formAnibal Aguilar Barahona
 
Technical aptitude questions_e_book1
Technical aptitude questions_e_book1Technical aptitude questions_e_book1
Technical aptitude questions_e_book1Sateesh Allu
 
Gate Previous Years Papers It2005
Gate Previous Years Papers It2005Gate Previous Years Papers It2005
Gate Previous Years Papers It2005Rahul Jain
 
0015.register allocation-graph-coloring
0015.register allocation-graph-coloring0015.register allocation-graph-coloring
0015.register allocation-graph-coloringsean chen
 
Tutorials--Absolute Value
Tutorials--Absolute ValueTutorials--Absolute Value
Tutorials--Absolute ValueMedia4math
 
Summing up 33_s
Summing up 33_sSumming up 33_s
Summing up 33_sLand Surveyors United Community
 
Chapter 3 2
Chapter 3 2Chapter 3 2
Chapter 3 2Ch Farhan
 
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...Hsien-Hsin Sean Lee, Ph.D.
 
FPGA based BCH Decoder
FPGA based BCH DecoderFPGA based BCH Decoder
FPGA based BCH Decoderijsrd.com
 
Computational Assignment Help
Computational Assignment HelpComputational Assignment Help
Computational Assignment HelpProgramming Homework Help
 
Ijmsr 2016-05
Ijmsr 2016-05Ijmsr 2016-05
Ijmsr 2016-05ijmsr
 
ADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONS
ADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONSADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONS
ADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONSijcses
 
Gsp 215 Believe Possibilities / snaptutorial.com
Gsp 215 Believe Possibilities / snaptutorial.comGsp 215 Believe Possibilities / snaptutorial.com
Gsp 215 Believe Possibilities / snaptutorial.comStokesCope20
 
Mid sem 2
Mid sem 2Mid sem 2
Mid sem 2selvakrishnansekar
 
Modified booth
Modified boothModified booth
Modified boothsravan kumar y
 

Weitere ähnliche Inhalte

Was ist angesagt?

Area Efficient and Reduced Pin Count Multipliers
Area Efficient and Reduced Pin Count MultipliersArea Efficient and Reduced Pin Count Multipliers
Area Efficient and Reduced Pin Count MultipliersCSCJournals
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1Supanna Shirguppe
 
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGICFULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGICBUKYABALAJI
 
Optimization of basic blocks
Optimization of basic blocksOptimization of basic blocks
Optimization of basic blocksishwarya516
 
2.8 normal forms gnf & problems
2.8 normal forms gnf & problems2.8 normal forms gnf & problems
2.8 normal forms gnf & problemsSampath Kumar S
 
5.1 writing linear equations in slope intercept form
5.1 writing linear equations in slope intercept form5.1 writing linear equations in slope intercept form
5.1 writing linear equations in slope intercept formAnibal Aguilar Barahona
 
Technical aptitude questions_e_book1
Technical aptitude questions_e_book1Technical aptitude questions_e_book1
Technical aptitude questions_e_book1Sateesh Allu
 
Gate Previous Years Papers It2005
Gate Previous Years Papers It2005Gate Previous Years Papers It2005
Gate Previous Years Papers It2005Rahul Jain
 
0015.register allocation-graph-coloring
0015.register allocation-graph-coloring0015.register allocation-graph-coloring
0015.register allocation-graph-coloringsean chen
 
Tutorials--Absolute Value
Tutorials--Absolute ValueTutorials--Absolute Value
Tutorials--Absolute ValueMedia4math
 
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...Hsien-Hsin Sean Lee, Ph.D.
 
FPGA based BCH Decoder
FPGA based BCH DecoderFPGA based BCH Decoder
FPGA based BCH Decoderijsrd.com
 
Ijmsr 2016-05
Ijmsr 2016-05Ijmsr 2016-05
Ijmsr 2016-05ijmsr
 
ADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONS
ADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONSADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONS
ADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONSijcses
 
Gsp 215 Believe Possibilities / snaptutorial.com
Gsp 215 Believe Possibilities / snaptutorial.comGsp 215 Believe Possibilities / snaptutorial.com
Gsp 215 Believe Possibilities / snaptutorial.comStokesCope20
 

Was ist angesagt? (20)

Area Efficient and Reduced Pin Count Multipliers
Area Efficient and Reduced Pin Count MultipliersArea Efficient and Reduced Pin Count Multipliers
Area Efficient and Reduced Pin Count Multipliers
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1
 
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGICFULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
 
KARNAUGH MAPS
KARNAUGH MAPSKARNAUGH MAPS
KARNAUGH MAPS
 
Optimization of basic blocks
Optimization of basic blocksOptimization of basic blocks
Optimization of basic blocks
 
2.8 normal forms gnf & problems
2.8 normal forms gnf & problems2.8 normal forms gnf & problems
2.8 normal forms gnf & problems
 
Basics of K map
Basics of K mapBasics of K map
Basics of K map
 
5.1 writing linear equations in slope intercept form
5.1 writing linear equations in slope intercept form5.1 writing linear equations in slope intercept form
5.1 writing linear equations in slope intercept form
 
Technical aptitude questions_e_book1
Technical aptitude questions_e_book1Technical aptitude questions_e_book1
Technical aptitude questions_e_book1
 
Gate Previous Years Papers It2005
Gate Previous Years Papers It2005Gate Previous Years Papers It2005
Gate Previous Years Papers It2005
 
0015.register allocation-graph-coloring
0015.register allocation-graph-coloring0015.register allocation-graph-coloring
0015.register allocation-graph-coloring
 
Tutorials--Absolute Value
Tutorials--Absolute ValueTutorials--Absolute Value
Tutorials--Absolute Value
 
Summing up 33_s
Summing up 33_sSumming up 33_s
Summing up 33_s
 
Chapter 3 2
Chapter 3 2Chapter 3 2
Chapter 3 2
 
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
Lec7 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Kar...
 
FPGA based BCH Decoder
FPGA based BCH DecoderFPGA based BCH Decoder
FPGA based BCH Decoder
 
Computational Assignment Help
Computational Assignment HelpComputational Assignment Help
Computational Assignment Help
 
Ijmsr 2016-05
Ijmsr 2016-05Ijmsr 2016-05
Ijmsr 2016-05
 
ADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONS
ADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONSADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONS
ADAPTIVE MAP FOR SIMPLIFYING BOOLEAN EXPRESSIONS
 
Gsp 215 Believe Possibilities / snaptutorial.com
Gsp 215 Believe Possibilities / snaptutorial.comGsp 215 Believe Possibilities / snaptutorial.com
Gsp 215 Believe Possibilities / snaptutorial.com
 

Ähnlich wie Chapter5-mikroprocessor

INTEL 8085 DATA FORMAT AND INSTRUCTIONS
INTEL 8085 DATA FORMAT AND INSTRUCTIONSINTEL 8085 DATA FORMAT AND INSTRUCTIONS
INTEL 8085 DATA FORMAT AND INSTRUCTIONSSwapnil Mishra
 
Chapter 3 instruction set-of-8085
Chapter 3 instruction set-of-8085Chapter 3 instruction set-of-8085
Chapter 3 instruction set-of-8085Shubham Singh
 
Mastering Assembly Language: Programming with 8086
Mastering Assembly Language: Programming with 8086Mastering Assembly Language: Programming with 8086
Mastering Assembly Language: Programming with 8086sravanithonta79
 
A Spurious-Power Suppression technique for a Low-Power Multiplier
A Spurious-Power Suppression technique for a Low-Power MultiplierA Spurious-Power Suppression technique for a Low-Power Multiplier
A Spurious-Power Suppression technique for a Low-Power MultiplierIOSR Journals
 
ARITHMETIC OPERATIONS IN 8085 MICROPROCESSOR
ARITHMETIC OPERATIONS IN 8085 MICROPROCESSORARITHMETIC OPERATIONS IN 8085 MICROPROCESSOR
ARITHMETIC OPERATIONS IN 8085 MICROPROCESSORRamaPrabha24
 
Datapath Design of Computer Architecture
Datapath Design of Computer ArchitectureDatapath Design of Computer Architecture
Datapath Design of Computer ArchitectureAbu Zaman
 
system software 16 marks
system software 16 markssystem software 16 marks
system software 16 marksvvcetit
 
Readregister 1Readregister 2WriteregisterWri.docx
Readregister 1Readregister 2WriteregisterWri.docxReadregister 1Readregister 2WriteregisterWri.docx
Readregister 1Readregister 2WriteregisterWri.docxsedgar5
 
Instruction set of 8086
Instruction set of 8086Instruction set of 8086
Instruction set of 8086Vijay Kumar
 
Instructionsetof8086 180224060745(3)
Instructionsetof8086 180224060745(3)Instructionsetof8086 180224060745(3)
Instructionsetof8086 180224060745(3)AmitPaliwal20
 
International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)inventionjournals
 
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...IJERA Editor
 
A comparative study of different multiplier designs
A comparative study of different multiplier designsA comparative study of different multiplier designs
A comparative study of different multiplier designsHoopeer Hoopeer
 

Ähnlich wie Chapter5-mikroprocessor (20)

Mid sem 2
Mid sem 2Mid sem 2
Mid sem 2
 
Modified booth
Modified boothModified booth
Modified booth
 
D0161926
D0161926D0161926
D0161926
 
INTEL 8085 DATA FORMAT AND INSTRUCTIONS
INTEL 8085 DATA FORMAT AND INSTRUCTIONSINTEL 8085 DATA FORMAT AND INSTRUCTIONS
INTEL 8085 DATA FORMAT AND INSTRUCTIONS
 
Chapter 3 instruction set-of-8085
Chapter 3 instruction set-of-8085Chapter 3 instruction set-of-8085
Chapter 3 instruction set-of-8085
 
Chapter3.1 3-mikroprocessor
Chapter3.1 3-mikroprocessorChapter3.1 3-mikroprocessor
Chapter3.1 3-mikroprocessor
 
Mastering Assembly Language: Programming with 8086
Mastering Assembly Language: Programming with 8086Mastering Assembly Language: Programming with 8086
Mastering Assembly Language: Programming with 8086
 
A Spurious-Power Suppression technique for a Low-Power Multiplier
A Spurious-Power Suppression technique for a Low-Power MultiplierA Spurious-Power Suppression technique for a Low-Power Multiplier
A Spurious-Power Suppression technique for a Low-Power Multiplier
 
ARITHMETIC OPERATIONS IN 8085 MICROPROCESSOR
ARITHMETIC OPERATIONS IN 8085 MICROPROCESSORARITHMETIC OPERATIONS IN 8085 MICROPROCESSOR
ARITHMETIC OPERATIONS IN 8085 MICROPROCESSOR
 
Datapath Design of Computer Architecture
Datapath Design of Computer ArchitectureDatapath Design of Computer Architecture
Datapath Design of Computer Architecture
 
system software 16 marks
system software 16 markssystem software 16 marks
system software 16 marks
 
Readregister 1Readregister 2WriteregisterWri.docx
Readregister 1Readregister 2WriteregisterWri.docxReadregister 1Readregister 2WriteregisterWri.docx
Readregister 1Readregister 2WriteregisterWri.docx
 
Chapter6-mikroprocessor
Chapter6-mikroprocessorChapter6-mikroprocessor
Chapter6-mikroprocessor
 
Instruction set of 8086
Instruction set of 8086Instruction set of 8086
Instruction set of 8086
 
Instructionsetof8086 180224060745(3)
Instructionsetof8086 180224060745(3)Instructionsetof8086 180224060745(3)
Instructionsetof8086 180224060745(3)
 
International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)International Journal of Engineering and Science Invention (IJESI)
International Journal of Engineering and Science Invention (IJESI)
 
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
 
A comparative study of different multiplier designs
A comparative study of different multiplier designsA comparative study of different multiplier designs
A comparative study of different multiplier designs
 
Iaetsd 128-bit area
Iaetsd 128-bit areaIaetsd 128-bit area
Iaetsd 128-bit area
 
Al2ed chapter11
Al2ed chapter11Al2ed chapter11
Al2ed chapter11
 

Mehr von teknik komputer ui

The cisco networking academy net riders indonesia 2010 competition
The cisco networking academy net riders indonesia 2010 competitionThe cisco networking academy net riders indonesia 2010 competition
The cisco networking academy net riders indonesia 2010 competitionteknik komputer ui
 
Rencana Proyek Divisi Komputer.doc
Rencana Proyek Divisi Komputer.docRencana Proyek Divisi Komputer.doc
Rencana Proyek Divisi Komputer.docteknik komputer ui
 

Mehr von teknik komputer ui (20)

Modul 1
Modul 1Modul 1
Modul 1
 
Modul 5
Modul 5Modul 5
Modul 5
 
Modul 4
Modul 4Modul 4
Modul 4
 
Modul 3
Modul 3Modul 3
Modul 3
 
Modul 1
Modul 1Modul 1
Modul 1
 
Modul 2
Modul 2Modul 2
Modul 2
 
The cisco networking academy net riders indonesia 2010 competition
The cisco networking academy net riders indonesia 2010 competitionThe cisco networking academy net riders indonesia 2010 competition
The cisco networking academy net riders indonesia 2010 competition
 
Rencana Proyek Divisi Komputer.doc
Rencana Proyek Divisi Komputer.docRencana Proyek Divisi Komputer.doc
Rencana Proyek Divisi Komputer.doc
 
Salinan Research Paper
Salinan Research PaperSalinan Research Paper
Salinan Research Paper
 
Chapter_1_Case_Study
Chapter_1_Case_StudyChapter_1_Case_Study
Chapter_1_Case_Study
 
Iins practice questions
Iins practice questionsIins practice questions
Iins practice questions
 
S1 intr ftui
S1 intr ftuiS1 intr ftui
S1 intr ftui
 
Exploration network chapter7
Exploration network chapter7Exploration network chapter7
Exploration network chapter7
 
Exploration network chapter6
Exploration network chapter6Exploration network chapter6
Exploration network chapter6
 
Exploration network chapter5
Exploration network chapter5Exploration network chapter5
Exploration network chapter5
 
Exploration network chapter4
Exploration network chapter4Exploration network chapter4
Exploration network chapter4
 
Exploration network chapter3
Exploration network chapter3Exploration network chapter3
Exploration network chapter3
 
Exploration network chapter2
Exploration network chapter2Exploration network chapter2
Exploration network chapter2
 
Exploration network chapter1
Exploration network chapter1Exploration network chapter1
Exploration network chapter1
 
Exploration network chapter11
Exploration network chapter11Exploration network chapter11
Exploration network chapter11
 

Chapter5-mikroprocessor