SlideShare a Scribd company logo

lect5_Stick_diagram_layout_rules

•Download as PPT, PDF•
•
vein
vein
TechnologyDesign
1 of 53
VLSI Design and Layout Practice Lect5 – Stick Diagram & Scalable Design Rules Danny Wen-Yaw Chung Institute of Electronic Engineering Chung-Yuan Christian University Sept. 2008
IC Layout Concept and Examples ,[object Object],[object Object],[object Object],Ref: http://140.135.9.56/XMS/
 
 
A. Basic Concept ,[object Object],Legend: contact metal 2 metal 1 poly ndiff pdiff VDD in VSS out ■
A. Basic Concept ,[object Object],[object Object]
B. Notations of the stick diagram
Stick Diagram ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
Stick Diagram ,[object Object],[object Object],[object Object],[object Object],[object Object],[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
Stick Diagram ,[object Object],[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
Stick Diagram ,[object Object],[object Object],[object Object]
Conclusion ,[object Object],[object Object],[object Object]
CMOS Inverter Stick Diagrams ,[object Object],[object Object],[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
[object Object],CMOS Inverter Stick Diagrams V DD in VSS out
CMOS Transmission Gate The transmission gate Circuit schematic Stick diagram
CMOS Stick Diagrams NAND/NOR
[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1 CMOS Stick Diagrams NAND
< Exercise 1 > To draw the following circuitry by using a stick diagram
< Exercise 2 > To draw the stick diagram and the schematic for the following layout
CMOS Stick Diagrams [Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1 NOR
CMOS Inverter Mask Layout Min. spacing and line width consideration
[object Object],[object Object],[object Object],[object Object],[object Object],Lambda-based Design Rules
Lambda based design: half of technology since 1985. As technology changes with smaller dimensions, a simple change in the value of  can be used to produce a new mask set. All device mask dimensions are based on multiples of  , e.g., polysilicon minimum width = 2  . Minimum metal to metal spacing = 3  Lambda-based Design Rules 6  2  6   3  3 
Active Contact and Surround Rule
Potential Problem - Misalignment
Potential Problem – Short between Source and Drain
Degree of anisotropy A = 1 – r lat /r vert Where r  respective etch rates Physical Limitations
Design Rule (0) ,[object Object],[object Object]
The purpose of design rules ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Design Rules(1) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
Design Rules(2) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
Terminology & Definition ,[object Object],[object Object],[object Object],[object Object]
[object Object],[object Object],[object Object],[object Object],Terminology & Definition
Terminology & Definition ,[object Object],[object Object]
Conventional Layer Definition
SCMOS Design Rules ,[object Object]
SCMOS Design Rules
SCMOS Design Rules
SCMOS Design Rules [Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
MOSIS Layout Design Rules ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
III. Layout Verification ,[object Object],[object Object],[object Object],[object Object],[object Object]
Layout Verification ,[object Object],[object Object],[object Object],[object Object]
Layout Verification ,[object Object],[object Object],[object Object],[object Object]
Layout Verification F. Simulations Pre-Layout Simulation - before layout work Post-Layout Simulation – after layout work, post layout simulation will reflect more realistic circuit performance.
Layout Verification The complete design environment of Fill-Custom Design Design database – Cadence Design Framework II Circuit Editor – Text editor/Schematic editor ( S-edit , Composer) Circuit Simulator – SPICE, TSPICE , HSPICE Layout Editor – Cadence Virtuoso, Laker, L-edit Layout Verification Diva, Dracula, Calibre, Hercules
Concluding Remarks ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],It is EDA that pushes the IC design technology forward ! [Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
SCNA Layout Rules [Ref.] John P. Uyemura, “Physical Design of CMOS Integrated Circuits Using L-EDIT”, PWS Publishing Company, 1995.
SCNA Layout Rules
SCNA Layout Rules
SCNA Layout Rules
SCNA Layout Rules
SCNA Layout Rules
LAB. 3 ,[object Object],[object Object]

Recommended

Lect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process ConcernLect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process Concernvein
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design slpinjare
 
Vlsi design and fabrication ppt
Vlsi design and fabrication pptVlsi design and fabrication ppt
Vlsi design and fabrication pptManjushree Mashal
 
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design RulesLayout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rulesvarun kumar
 
VLSI circuit design process
VLSI circuit design processVLSI circuit design process
VLSI circuit design processVishal kakade
 
Nanometer layout handbook at high speed design
Nanometer layout handbook at high speed designNanometer layout handbook at high speed design
Nanometer layout handbook at high speed designMinho Park
 
Layout02 (1)
Layout02 (1)Layout02 (1)
Layout02 (1)venkat1234_nxp
 
Second order effects
Second order effectsSecond order effects
Second order effectsPRAVEEN KUMAR CHITLURI
 

Recommended

Lect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process ConcernLect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process Concernvein
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design slpinjare
 
Vlsi design and fabrication ppt
Vlsi design and fabrication pptVlsi design and fabrication ppt
Vlsi design and fabrication pptManjushree Mashal
 
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design RulesLayout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rulesvarun kumar
 
VLSI circuit design process
VLSI circuit design processVLSI circuit design process
VLSI circuit design processVishal kakade
 
Nanometer layout handbook at high speed design
Nanometer layout handbook at high speed designNanometer layout handbook at high speed design
Nanometer layout handbook at high speed designMinho Park
 
Layout02 (1)
Layout02 (1)Layout02 (1)
Layout02 (1)venkat1234_nxp
 
Second order effects
Second order effectsSecond order effects
Second order effectsPRAVEEN KUMAR CHITLURI
 
Stick Diagram
Stick Diagram Stick Diagram
Stick Diagram rohitladdu
 
Vlsi stick daigram (JCE)
Vlsi stick daigram (JCE)Vlsi stick daigram (JCE)
Vlsi stick daigram (JCE)Hrishikesh Kamat
 
optimazation of standard cell layout
optimazation of standard cell layoutoptimazation of standard cell layout
optimazation of standard cell layoutE ER Yash nagaria
 
VLSI Technology Trends
VLSI Technology TrendsVLSI Technology Trends
VLSI Technology TrendsUsha Mehta
 
Analog Layout and Process Concern
Analog Layout and Process ConcernAnalog Layout and Process Concern
Analog Layout and Process Concernasinghsaroj
 
THE CMOS VLSI DESIGN
THE CMOS VLSI DESIGNTHE CMOS VLSI DESIGN
THE CMOS VLSI DESIGNsuryateja swamy
 
MOSFET and Short channel effects
MOSFET and Short channel effectsMOSFET and Short channel effects
MOSFET and Short channel effectsLee Rather
 
Aicd cmos layouts
Aicd cmos layoutsAicd cmos layouts
Aicd cmos layoutsNeha Pachauri
 
Vlsi design 11
Vlsi design 11Vlsi design 11
Vlsi design 11HIMANSHU DIWAKAR
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)shaik sharief
 
Ic tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process IntegrationIc tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process Integrationkriticka sharma
 
Interconnect timing model
Interconnect timing modelInterconnect timing model
Interconnect timing modelPrachi Pandey
 
Mos transistor
Mos transistorMos transistor
Mos transistorMurali Rai
 
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETA. S. M. Jannatul Islam
 
Design of CMOS operational Amplifiers using CADENCE
Design of CMOS operational Amplifiers using CADENCEDesign of CMOS operational Amplifiers using CADENCE
Design of CMOS operational Amplifiers using CADENCEnandivashishth
 
Cmos fabrication
Cmos fabricationCmos fabrication
Cmos fabricationjigyashamaru
 
Latch up
Latch upLatch up
Latch upishan111
 
Velosity saturation
Velosity saturationVelosity saturation
Velosity saturationArvind Dautaniya
 
Short channel effects
Short channel effectsShort channel effects
Short channel effectsashish bait
 
SILICON ON INSULATOR
SILICON ON INSULATORSILICON ON INSULATOR
SILICON ON INSULATORManishKushwaha60
 
Design concepts in Microelectronics
Design concepts in MicroelectronicsDesign concepts in Microelectronics
Design concepts in MicroelectronicsTallinn University of Technology
 
Lect2 up010 (100324)
Lect2 up010 (100324)Lect2 up010 (100324)
Lect2 up010 (100324)aicdesign
 

More Related Content

What's hot

Stick Diagram
Stick Diagram Stick Diagram
Stick Diagram rohitladdu
 
optimazation of standard cell layout
optimazation of standard cell layoutoptimazation of standard cell layout
optimazation of standard cell layoutE ER Yash nagaria
 
VLSI Technology Trends
VLSI Technology TrendsVLSI Technology Trends
VLSI Technology TrendsUsha Mehta
 
Analog Layout and Process Concern
Analog Layout and Process ConcernAnalog Layout and Process Concern
Analog Layout and Process Concernasinghsaroj
 
MOSFET and Short channel effects
MOSFET and Short channel effectsMOSFET and Short channel effects
MOSFET and Short channel effectsLee Rather
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)shaik sharief
 
Ic tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process IntegrationIc tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process Integrationkriticka sharma
 
Interconnect timing model
Interconnect timing modelInterconnect timing model
Interconnect timing modelPrachi Pandey
 
Mos transistor
Mos transistorMos transistor
Mos transistorMurali Rai
 
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETA. S. M. Jannatul Islam
 
Design of CMOS operational Amplifiers using CADENCE
Design of CMOS operational Amplifiers using CADENCEDesign of CMOS operational Amplifiers using CADENCE
Design of CMOS operational Amplifiers using CADENCEnandivashishth
 
Short channel effects
Short channel effectsShort channel effects
Short channel effectsashish bait
 

What's hot (20)

Stick Diagram
Stick Diagram Stick Diagram
Stick Diagram
 
Vlsi stick daigram (JCE)
Vlsi stick daigram (JCE)Vlsi stick daigram (JCE)
Vlsi stick daigram (JCE)
 
optimazation of standard cell layout
optimazation of standard cell layoutoptimazation of standard cell layout
optimazation of standard cell layout
 
VLSI Technology Trends
VLSI Technology TrendsVLSI Technology Trends
VLSI Technology Trends
 
Analog Layout and Process Concern
Analog Layout and Process ConcernAnalog Layout and Process Concern
Analog Layout and Process Concern
 
THE CMOS VLSI DESIGN
THE CMOS VLSI DESIGNTHE CMOS VLSI DESIGN
THE CMOS VLSI DESIGN
 
MOSFET and Short channel effects
MOSFET and Short channel effectsMOSFET and Short channel effects
MOSFET and Short channel effects
 
Aicd cmos layouts
Aicd cmos layoutsAicd cmos layouts
Aicd cmos layouts
 
Vlsi design 11
Vlsi design 11Vlsi design 11
Vlsi design 11
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 
Ic tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process IntegrationIc tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process Integration
 
Interconnect timing model
Interconnect timing modelInterconnect timing model
Interconnect timing model
 
Mos transistor
Mos transistorMos transistor
Mos transistor
 
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
 
Design of CMOS operational Amplifiers using CADENCE
Design of CMOS operational Amplifiers using CADENCEDesign of CMOS operational Amplifiers using CADENCE
Design of CMOS operational Amplifiers using CADENCE
 
Cmos fabrication
Cmos fabricationCmos fabrication
Cmos fabrication
 
Latch up
Latch upLatch up
Latch up
 
Velosity saturation
Velosity saturationVelosity saturation
Velosity saturation
 
Short channel effects
Short channel effectsShort channel effects
Short channel effects
 
SILICON ON INSULATOR
SILICON ON INSULATORSILICON ON INSULATOR
SILICON ON INSULATOR
 

Similar to lect5_Stick_diagram_layout_rules

Lect2 up010 (100324)
Lect2 up010 (100324)Lect2 up010 (100324)
Lect2 up010 (100324)aicdesign
 
MOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design ProcessMOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design ProcessDr.YNM
 
VLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmntVLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmntnitcse
 
unit 1vlsi notes.pdf
unit 1vlsi notes.pdfunit 1vlsi notes.pdf
unit 1vlsi notes.pdfAcademicICECE
 
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIOSRJVSP
 
Low Power Clock Distribution Schemes in VLSI Design
Low Power Clock Distribution Schemes in VLSI DesignLow Power Clock Distribution Schemes in VLSI Design
Low Power Clock Distribution Schemes in VLSI DesignIJERA Editor
 
Samtec whitepaper
Samtec whitepaperSamtec whitepaper
Samtec whitepaperjohn_111
 
introduction to cmos vlsi
introduction to cmos vlsi introduction to cmos vlsi
introduction to cmos vlsi ssuser593a2d
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI designRajan Kumar
 

Similar to lect5_Stick_diagram_layout_rules (20)

Design concepts in Microelectronics
Design concepts in MicroelectronicsDesign concepts in Microelectronics
Design concepts in Microelectronics
 
Lect2 up010 (100324)
Lect2 up010 (100324)Lect2 up010 (100324)
Lect2 up010 (100324)
 
MOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design ProcessMOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design Process
 
M Tech New Syllabus(2012)
M Tech New Syllabus(2012)M Tech New Syllabus(2012)
M Tech New Syllabus(2012)
 
Lvs
LvsLvs
Lvs
 
VLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmntVLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmnt
 
unit 1vlsi notes.pdf
unit 1vlsi notes.pdfunit 1vlsi notes.pdf
unit 1vlsi notes.pdf
 
pramod
pramodpramod
pramod
 
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
 
Cmos uma
Cmos umaCmos uma
Cmos uma
 
Cmos uma
Cmos umaCmos uma
Cmos uma
 
VLSI-Design2
VLSI-Design2VLSI-Design2
VLSI-Design2
 
Low Power Clock Distribution Schemes in VLSI Design
Low Power Clock Distribution Schemes in VLSI DesignLow Power Clock Distribution Schemes in VLSI Design
Low Power Clock Distribution Schemes in VLSI Design
 
Layout
LayoutLayout
Layout
 
Samtec whitepaper
Samtec whitepaperSamtec whitepaper
Samtec whitepaper
 
introduction to cmos vlsi
introduction to cmos vlsi introduction to cmos vlsi
introduction to cmos vlsi
 
Chapter1.slides
Chapter1.slidesChapter1.slides
Chapter1.slides
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI design
 
Ads lab
Ads labAds lab
Ads lab
 
Vlsi td introduction
Vlsi td introductionVlsi td introduction
Vlsi td introduction
 

Recently uploaded

Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FMECloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FMESafe Software
 
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...apidays
 
Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...apidays
 
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...Jeffrey Haguewood
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...DianaGray10
 
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamUiPathCommunity
 
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodPolkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodJuan lago vázquez
 
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...Angeliki Cooney
 
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ..."I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...Zilliz
 
Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)Zilliz
 
Vector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptxVector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptxRemote DBA Services
 
FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024The Digital Insurer
 
Navigating the Deluge_ Dubai Floods and the Resilience of Dubai International...
Navigating the Deluge_ Dubai Floods and the Resilience of Dubai International...Navigating the Deluge_ Dubai Floods and the Resilience of Dubai International...
Navigating the Deluge_ Dubai Floods and the Resilience of Dubai International...Orbitshub
 
Mcleodganj Call Girls 🥰 8617370543 Service Offer VIP Hot Model
Mcleodganj Call Girls 🥰 8617370543 Service Offer VIP Hot ModelMcleodganj Call Girls 🥰 8617370543 Service Offer VIP Hot Model
Mcleodganj Call Girls 🥰 8617370543 Service Offer VIP Hot ModelDeepika Singh
 
Elevate Developer Efficiency & build GenAI Application with Amazon Q​
Elevate Developer Efficiency & build GenAI Application with Amazon Q​Elevate Developer Efficiency & build GenAI Application with Amazon Q​
Elevate Developer Efficiency & build GenAI Application with Amazon Q​Bhuvaneswari Subramani
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfsudhanshuwaghmare1
 
Strategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherStrategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherRemote DBA Services
 
Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...
Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...
Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...apidays
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc
 

Recently uploaded (20)

Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FMECloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
 
Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...
 
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
 
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
 
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodPolkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
 
Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..
 
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
 
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ..."I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
 
Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)
 
Vector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptxVector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptx
 
FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024
 
Navigating the Deluge_ Dubai Floods and the Resilience of Dubai International...
Navigating the Deluge_ Dubai Floods and the Resilience of Dubai International...Navigating the Deluge_ Dubai Floods and the Resilience of Dubai International...
Navigating the Deluge_ Dubai Floods and the Resilience of Dubai International...
 
Mcleodganj Call Girls 🥰 8617370543 Service Offer VIP Hot Model
Mcleodganj Call Girls 🥰 8617370543 Service Offer VIP Hot ModelMcleodganj Call Girls 🥰 8617370543 Service Offer VIP Hot Model
Mcleodganj Call Girls 🥰 8617370543 Service Offer VIP Hot Model
 
Elevate Developer Efficiency & build GenAI Application with Amazon Q​
Elevate Developer Efficiency & build GenAI Application with Amazon Q​Elevate Developer Efficiency & build GenAI Application with Amazon Q​
Elevate Developer Efficiency & build GenAI Application with Amazon Q​
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdf
 
Strategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherStrategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a Fresher
 
Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...
Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...
Apidays New York 2024 - APIs in 2030: The Risk of Technological Sleepwalk by ...
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 

lect5_Stick_diagram_layout_rules

  • 1. VLSI Design and Layout Practice Lect5 – Stick Diagram & Scalable Design Rules Danny Wen-Yaw Chung Institute of Electronic Engineering Chung-Yuan Christian University Sept. 2008
  • 2.
  • 3.  
  • 4.  
  • 5.
  • 6.
  • 7. B. Notations of the stick diagram
  • 8.
  • 9.
  • 10.
  • 11.
  • 12.
  • 13.
  • 14.
  • 15. CMOS Transmission Gate The transmission gate Circuit schematic Stick diagram
  • 17. [Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1 CMOS Stick Diagrams NAND
  • 18. < Exercise 1 > To draw the following circuitry by using a stick diagram
  • 19. < Exercise 2 > To draw the stick diagram and the schematic for the following layout
  • 20. CMOS Stick Diagrams [Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1 NOR
  • 21. CMOS Inverter Mask Layout Min. spacing and line width consideration
  • 22.
  • 23. Lambda based design: half of technology since 1985. As technology changes with smaller dimensions, a simple change in the value of  can be used to produce a new mask set. All device mask dimensions are based on multiples of  , e.g., polysilicon minimum width = 2  . Minimum metal to metal spacing = 3  Lambda-based Design Rules 6  2  6   3  3 
  • 24. Active Contact and Surround Rule
  • 25. Potential Problem - Misalignment
  • 26. Potential Problem – Short between Source and Drain
  • 27. Degree of anisotropy A = 1 – r lat /r vert Where r  respective etch rates Physical Limitations
  • 28.
  • 29.
  • 30.
  • 31.
  • 32.
  • 33.
  • 34.
  • 36.
  • 39. SCMOS Design Rules [Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
  • 40.
  • 41.
  • 42.
  • 43.
  • 44. Layout Verification F. Simulations Pre-Layout Simulation - before layout work Post-Layout Simulation – after layout work, post layout simulation will reflect more realistic circuit performance.
  • 45. Layout Verification The complete design environment of Fill-Custom Design Design database – Cadence Design Framework II Circuit Editor – Text editor/Schematic editor ( S-edit , Composer) Circuit Simulator – SPICE, TSPICE , HSPICE Layout Editor – Cadence Virtuoso, Laker, L-edit Layout Verification Diva, Dracula, Calibre, Hercules
  • 46.
  • 47. SCNA Layout Rules [Ref.] John P. Uyemura, “Physical Design of CMOS Integrated Circuits Using L-EDIT”, PWS Publishing Company, 1995.
  • 53.