SlideShare a Scribd company logo

4Sem VTU-HDL Programming Notes-Unit3-Behavioral Descriptions

•
•
Dr. Shivananda Koteshwar
Dr. Shivananda Koteshwar

4Sem VTU-HDL Programming Notes-Unit3-Behavioral Descriptions

EducationTechnologyDesign
1 of 23
  EVEN     SEMESTER                                                   Professor,  E&C  Department,  PESIT  SC           Behavioral  Descriptions     • Highlights     • Structure     • Sequential  Statements:  IF,  CASE,  FOR  LOOP,  WHILE  LOOP,  REPEAT,  FOREVER         Reference  Books:     • HDL  Programming  (VHDL  and  Verilog)-­‐  Nazeih  M.Botros-­‐  John  Weily  India  Pvt.  Ltd.     2008.         UNIT  3:     Behavioral  Descriptions:  Behavioral  Description  highlights,  structure  of  HDL  behavioral   Description,  The  VHDL  variable  –Assignment  Statement,  sequential  statements.   6  Hours       HDL  DESIGN-­‐4-­‐CLASS  NOTES  –  UNIT3   Shivananda  (Shivoo)  Koteshwar   P e o p l e s   E d u c a t i o n   S o c i e t y   S o u t h   C a m p u s   ( w w w . p e s . e d u )   14  
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   BEHAVIORAL - HIGHLIGHTS Models the system as to how the outputs behave with the inputs. The module includes the predefined word always or initial. • Behavioral description is a powerful tool to describe systems for which the digital logic structure are not known or are to generate • Examples of such systems are complex arithmetic units, computer control units and biological mechanisms that describe the physiological action of certain organs such as the kidney or heart • The behavioral description describes the system by showing how the outputs behave according to changes in the inputs • In this description, we do not need to know the logic diagram of the system; what must be known is how the output behaves in response to change in the input • The major behavioral description statements are always and initial • For VHDL, the statements inside the process are sequential and in Verilog all statements are concurrent The steps in behavioral style are: 1. Understand the logic / Truth Table 2. Use always statement and represent the logic using the code STRUCTURE OF THE BEHAVIORAL CODE • The code mainly consists of signal-assignment statements • The process is executed (activated) only if an event occurs on any element of the sensitive list; otherwise the process remains inactive. If the process has no sensitivity list, the process is executed continuously   Shivoo  Koteshwar’s  Notes                                          2                                                                                          shivoo@pes.edu        
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   n-bit Full Adder (Using Behavioral Style) SEQUENTIAL STATEMENT: IF   Shivoo  Koteshwar’s  Notes                                          3                                                                                          shivoo@pes.edu        
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   SEQUENTIAL STATEMENT : IF ELSE IF   Shivoo  Koteshwar’s  Notes                                          4                                                                                          shivoo@pes.edu        
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   D-Latch   Shivoo  Koteshwar’s  Notes                                          5                                                                                          shivoo@pes.edu        
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   SEQUENTIAL STATEMENT : CASE • The case statement should include all possible conditions (Values) of the control expression • The statement default for Verilog ( when others for VHDL ) can be used to guarantee that all conditions are covered • begin and end are not needed if only a single statement is included for any test value • case resembles if, except that the correct condition in case is determined directly and not serially as in if statements   Shivoo  Koteshwar’s  Notes                                          6                                                                                          shivoo@pes.edu        
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0     Shivoo  Koteshwar’s  Notes                                          7                                                                                          shivoo@pes.edu        
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   SEQUENTIAL STATEMENTS : CASEX and CASEZ • casex ignores the “don’t care” values of the control expression • casez ignores the “high impedance” values of the control expression • casez allows for z values to be treated as don't cares, whereas casex allows for both z and x to be treated as don't cares. Only bit values other than the don't care bits are used in the comparison.   Shivoo  Koteshwar’s  Notes                                          8                                                                                          shivoo@pes.edu        
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   Question1: Convert from Dataflow to Conditional Dataflow and then to IF and CASE Solution:   Shivoo  Koteshwar’s  Notes                                          9                                                                                          shivoo@pes.edu        
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   Question2: Write the stimulus block for the following   Shivoo  Koteshwar’s  Notes                                          10                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   Edge Triggered JK Flip Flop   Shivoo  Koteshwar’s  Notes                                          11                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   3 Bit Binary Active High Synchronous Clear Counter   Shivoo  Koteshwar’s  Notes                                          12                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0     Shivoo  Koteshwar’s  Notes                                          13                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   3 Bit Binary Active High Asynchronous Clear Counter   Shivoo  Koteshwar’s  Notes                                          14                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   Priority Encoder using CASEX   Shivoo  Koteshwar’s  Notes                                          15                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   SEQUENTIAL STATEMENTS: LOOP • LOOP is a sequential statement that appears inside always or initial block • Loop is used to repeat the execution of statements written inside its body. The number of repetitions is controlled by the range of the index parameter   Shivoo  Koteshwar’s  Notes                                          16                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   4 Bit Positive Edge Triggered Counter   Shivoo  Koteshwar’s  Notes                                          17                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0     Shivoo  Koteshwar’s  Notes                                          18                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0     Shivoo  Koteshwar’s  Notes                                          19                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   4 Bit Positive Edge Triggered Counter With Synchronous Hold   Shivoo  Koteshwar’s  Notes                                          20                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0     Shivoo  Koteshwar’s  Notes                                          21                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   Factorial with WHILE LOOP   Shivoo  Koteshwar’s  Notes                                          22                                                                                    shivoo@pes.edu              
HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0     Shivoo  Koteshwar’s  Notes                                          23                                                                                    shivoo@pes.edu              

Recommended

14. Flip Flop Conversions.pptx
14. Flip Flop Conversions.pptx14. Flip Flop Conversions.pptx
14. Flip Flop Conversions.pptx
NaveenPunia5
 
Pda
PdaPda
Pda
Self-employed
 
VHDL
VHDLVHDL
VHDL
Ramasubbu .P
 
Synchronous Loadable Up and Down Counter
Synchronous Loadable Up and Down Counter Synchronous Loadable Up and Down Counter
Synchronous Loadable Up and Down Counter
Digital System Design
 
Concepts of Behavioral modelling in Verilog HDL
Concepts of Behavioral modelling in Verilog HDLConcepts of Behavioral modelling in Verilog HDL
Concepts of Behavioral modelling in Verilog HDL
anand hd
 
Verilog operators.pptx
Verilog operators.pptxVerilog operators.pptx
Verilog operators.pptx
VandanaPagar1
 
4 bit add sub
4 bit add sub4 bit add sub
4 bit add sub
dennis gookyi
 
Starc RTL設計スタイルガイドの検査道具spyglassの使い方
Starc RTL設計スタイルガイドの検査道具spyglassの使い方Starc RTL設計スタイルガイドの検査道具spyglassの使い方
Starc RTL設計スタイルガイドの検査道具spyglassの使い方
Kiyoshi Ogawa
 

Recommended

14. Flip Flop Conversions.pptx
14. Flip Flop Conversions.pptx14. Flip Flop Conversions.pptx
14. Flip Flop Conversions.pptx
NaveenPunia5
 
Pda
PdaPda
Pda
Self-employed
 
VHDL
VHDLVHDL
VHDL
Ramasubbu .P
 
Synchronous Loadable Up and Down Counter
Synchronous Loadable Up and Down Counter Synchronous Loadable Up and Down Counter
Synchronous Loadable Up and Down Counter
Digital System Design
 
Concepts of Behavioral modelling in Verilog HDL
Concepts of Behavioral modelling in Verilog HDLConcepts of Behavioral modelling in Verilog HDL
Concepts of Behavioral modelling in Verilog HDL
anand hd
 
Verilog operators.pptx
Verilog operators.pptxVerilog operators.pptx
Verilog operators.pptx
VandanaPagar1
 
4 bit add sub
4 bit add sub4 bit add sub
4 bit add sub
dennis gookyi
 
Starc RTL設計スタイルガイドの検査道具spyglassの使い方
Starc RTL設計スタイルガイドの検査道具spyglassの使い方Starc RTL設計スタイルガイドの検査道具spyglassの使い方
Starc RTL設計スタイルガイドの検査道具spyglassの使い方
Kiyoshi Ogawa
 
Verilog
VerilogVerilog
Verilog
Mohamed Rayan
 
4Sem VTU-HDL Programming Notes-Unit1-Introduction
4Sem VTU-HDL Programming Notes-Unit1-Introduction4Sem VTU-HDL Programming Notes-Unit1-Introduction
4Sem VTU-HDL Programming Notes-Unit1-Introduction
Dr. Shivananda Koteshwar
 
axi protocol
axi protocolaxi protocol
axi protocol
Azad Mishra
 
Versatile tensor accelerator (vta) introduction and usage
Versatile tensor accelerator (vta) introduction and usage Versatile tensor accelerator (vta) introduction and usage
Versatile tensor accelerator (vta) introduction and usage
jemin lee
 
Verilog hdl
Verilog hdlVerilog hdl
Verilog hdl
Muhammad Uzair Rasheed
 
ARM- Programmer's Model
ARM- Programmer's ModelARM- Programmer's Model
ARM- Programmer's Model
Ravikumar Tiwari
 
Lecture6[1]
Lecture6[1]Lecture6[1]
Lecture6[1]
ZINABU HAILE
 
Sequential logic circuit
Sequential logic circuitSequential logic circuit
Sequential logic circuit
AswiniT3
 
Verilog HDL Training Course
Verilog HDL Training CourseVerilog HDL Training Course
Verilog HDL Training Course
Paul Laskowski
 
Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-Express
DVClub
 
Ovm vs-uvm
Ovm vs-uvmOvm vs-uvm
Ovm vs-uvm
Tuấn Nguyễn
 
Verilog overview
Verilog overviewVerilog overview
Verilog overview
posdege
 
Basics of Digital Design and Verilog
Basics of Digital Design and VerilogBasics of Digital Design and Verilog
Basics of Digital Design and Verilog
Ganesan Narayanasamy
 
Uvm dac2011 final_color
Uvm dac2011 final_colorUvm dac2011 final_color
Uvm dac2011 final_color
Jamal EL HAITOUT
 
Crash course in verilog
Crash course in verilogCrash course in verilog
Crash course in verilog
Pantech ProLabs India Pvt Ltd
 
8 Bit ALU
8 Bit ALU8 Bit ALU
8 Bit ALU
E ER Yash nagaria
 
Modules and ports in Verilog HDL
Modules and ports in Verilog HDLModules and ports in Verilog HDL
Modules and ports in Verilog HDL
anand hd
 
Serial Peripheral Interface(SPI)
Serial Peripheral Interface(SPI)Serial Peripheral Interface(SPI)
Serial Peripheral Interface(SPI)
Dhaval Kaneria
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorial
raju reddy
 
Clk-to-q delay, library setup and hold time
Clk-to-q delay, library setup and hold timeClk-to-q delay, library setup and hold time
Clk-to-q delay, library setup and hold time
kunal ghosh (vlsisystemdesign.com)
 
4Sem VTU-HDL Programming Notes-Unit2-Data Flow Descriptions
4Sem VTU-HDL Programming Notes-Unit2-Data Flow Descriptions4Sem VTU-HDL Programming Notes-Unit2-Data Flow Descriptions
4Sem VTU-HDL Programming Notes-Unit2-Data Flow Descriptions
Dr. Shivananda Koteshwar
 
Vhdl basic unit-2
Vhdl basic unit-2Vhdl basic unit-2
Vhdl basic unit-2
Uvaraj Shanmugam
 

More Related Content

What's hot

Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-Express
DVClub
 

What's hot (20)

Verilog
VerilogVerilog
Verilog
 
4Sem VTU-HDL Programming Notes-Unit1-Introduction
4Sem VTU-HDL Programming Notes-Unit1-Introduction4Sem VTU-HDL Programming Notes-Unit1-Introduction
4Sem VTU-HDL Programming Notes-Unit1-Introduction
 
axi protocol
axi protocolaxi protocol
axi protocol
 
Versatile tensor accelerator (vta) introduction and usage
Versatile tensor accelerator (vta) introduction and usage Versatile tensor accelerator (vta) introduction and usage
Versatile tensor accelerator (vta) introduction and usage
 
Verilog hdl
Verilog hdlVerilog hdl
Verilog hdl
 
ARM- Programmer's Model
ARM- Programmer's ModelARM- Programmer's Model
ARM- Programmer's Model
 
Lecture6[1]
Lecture6[1]Lecture6[1]
Lecture6[1]
 
Sequential logic circuit
Sequential logic circuitSequential logic circuit
Sequential logic circuit
 
Verilog HDL Training Course
Verilog HDL Training CourseVerilog HDL Training Course
Verilog HDL Training Course
 
Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-Express
 
Ovm vs-uvm
Ovm vs-uvmOvm vs-uvm
Ovm vs-uvm
 
Verilog overview
Verilog overviewVerilog overview
Verilog overview
 
Basics of Digital Design and Verilog
Basics of Digital Design and VerilogBasics of Digital Design and Verilog
Basics of Digital Design and Verilog
 
Uvm dac2011 final_color
Uvm dac2011 final_colorUvm dac2011 final_color
Uvm dac2011 final_color
 
Crash course in verilog
Crash course in verilogCrash course in verilog
Crash course in verilog
 
8 Bit ALU
8 Bit ALU8 Bit ALU
8 Bit ALU
 
Modules and ports in Verilog HDL
Modules and ports in Verilog HDLModules and ports in Verilog HDL
Modules and ports in Verilog HDL
 
Serial Peripheral Interface(SPI)
Serial Peripheral Interface(SPI)Serial Peripheral Interface(SPI)
Serial Peripheral Interface(SPI)
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorial
 
Clk-to-q delay, library setup and hold time
Clk-to-q delay, library setup and hold timeClk-to-q delay, library setup and hold time
Clk-to-q delay, library setup and hold time
 

Viewers also liked

Microcontroller 8051
Microcontroller 8051Microcontroller 8051
Microcontroller 8051
John Williams
 
Fundamentals of cmos vlsi
Fundamentals of cmos vlsiFundamentals of cmos vlsi
Fundamentals of cmos vlsi
Bhavya Mc
 
105926921 cmos-digital-integrated-circuits-solution-manual-1
105926921 cmos-digital-integrated-circuits-solution-manual-1105926921 cmos-digital-integrated-circuits-solution-manual-1
105926921 cmos-digital-integrated-circuits-solution-manual-1
Savvas Dimopoulos
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorial
Abhiraj Bohra
 

Viewers also liked (20)

4Sem VTU-HDL Programming Notes-Unit2-Data Flow Descriptions
4Sem VTU-HDL Programming Notes-Unit2-Data Flow Descriptions4Sem VTU-HDL Programming Notes-Unit2-Data Flow Descriptions
4Sem VTU-HDL Programming Notes-Unit2-Data Flow Descriptions
 
Vhdl basic unit-2
Vhdl basic unit-2Vhdl basic unit-2
Vhdl basic unit-2
 
Mutual coupling
Mutual couplingMutual coupling
Mutual coupling
 
OFC notes Unit -8 VTU
OFC notes Unit -8 VTUOFC notes Unit -8 VTU
OFC notes Unit -8 VTU
 
Microcontroller 8051
Microcontroller 8051Microcontroller 8051
Microcontroller 8051
 
VHDL Reference
VHDL ReferenceVHDL Reference
VHDL Reference
 
Digital system design practical file
Digital system design practical fileDigital system design practical file
Digital system design practical file
 
Optical Amplifier and Networks
Optical Amplifier and NetworksOptical Amplifier and Networks
Optical Amplifier and Networks
 
Fundamentals of cmos vlsi
Fundamentals of cmos vlsiFundamentals of cmos vlsi
Fundamentals of cmos vlsi
 
Digital Electronics Basics by Er. Swapnil Kaware
Digital Electronics Basics by Er. Swapnil KawareDigital Electronics Basics by Er. Swapnil Kaware
Digital Electronics Basics by Er. Swapnil Kaware
 
Organization Behavior - Leadership
Organization Behavior - LeadershipOrganization Behavior - Leadership
Organization Behavior - Leadership
 
Introduction to metamaterials
Introduction to metamaterialsIntroduction to metamaterials
Introduction to metamaterials
 
Transistors & Oscillators by Er. Swapnil Kaware
Transistors & Oscillators by Er. Swapnil KawareTransistors & Oscillators by Er. Swapnil Kaware
Transistors & Oscillators by Er. Swapnil Kaware
 
105926921 cmos-digital-integrated-circuits-solution-manual-1
105926921 cmos-digital-integrated-circuits-solution-manual-1105926921 cmos-digital-integrated-circuits-solution-manual-1
105926921 cmos-digital-integrated-circuits-solution-manual-1
 
LED basics by Er. Swapnil V. Kaware
LED basics by Er. Swapnil V. KawareLED basics by Er. Swapnil V. Kaware
LED basics by Er. Swapnil V. Kaware
 
3Sem-Logic Design Notes-Unit4-Design and Analysis of Combinational Logic
3Sem-Logic Design Notes-Unit4-Design and Analysis of Combinational Logic 3Sem-Logic Design Notes-Unit4-Design and Analysis of Combinational Logic
3Sem-Logic Design Notes-Unit4-Design and Analysis of Combinational Logic
 
Encoder decoder
Encoder decoderEncoder decoder
Encoder decoder
 
concepts and basics of research methodolgy
concepts and basics of research methodolgyconcepts and basics of research methodolgy
concepts and basics of research methodolgy
 
Blue Brain Seminar Report
Blue Brain Seminar ReportBlue Brain Seminar Report
Blue Brain Seminar Report
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorial
 

More from Dr. Shivananda Koteshwar

More from Dr. Shivananda Koteshwar (20)

Aurinko Open Day (11th and 12th)
Aurinko Open Day (11th and 12th)Aurinko Open Day (11th and 12th)
Aurinko Open Day (11th and 12th)
 
Aurinko Open Day (Pre KG to 10th Grade)
Aurinko Open Day (Pre KG to 10th Grade)Aurinko Open Day (Pre KG to 10th Grade)
Aurinko Open Day (Pre KG to 10th Grade)
 
BELAKUBE METHODOLOGY
BELAKUBE METHODOLOGYBELAKUBE METHODOLOGY
BELAKUBE METHODOLOGY
 
Belakoo Annual Report 2021-22
Belakoo Annual Report 2021-22Belakoo Annual Report 2021-22
Belakoo Annual Report 2021-22
 
Role of a manager in cultural transformation
Role of a manager in cultural transformationRole of a manager in cultural transformation
Role of a manager in cultural transformation
 
Social Entrepreneurship
Social EntrepreneurshipSocial Entrepreneurship
Social Entrepreneurship
 
Innovation in GCC - Global Capability Center
Innovation in GCC - Global Capability CenterInnovation in GCC - Global Capability Center
Innovation in GCC - Global Capability Center
 
Corporate Expectation from a MBA Graduate
Corporate Expectation from a MBA GraduateCorporate Expectation from a MBA Graduate
Corporate Expectation from a MBA Graduate
 
Introduction to consultancy for MBA Freshers
Introduction to consultancy for MBA FreshersIntroduction to consultancy for MBA Freshers
Introduction to consultancy for MBA Freshers
 
Bachelor of Design (BDes)
Bachelor of Design (BDes)Bachelor of Design (BDes)
Bachelor of Design (BDes)
 
Understanding scale Clean tech and Agritech verticals
Understanding scale Clean tech and Agritech verticalsUnderstanding scale Clean tech and Agritech verticals
Understanding scale Clean tech and Agritech verticals
 
Evolution and Advancement in Chipsets
Evolution and Advancement in ChipsetsEvolution and Advancement in Chipsets
Evolution and Advancement in Chipsets
 
Ideation and validation - An exercise
Ideation and validation - An exerciseIdeation and validation - An exercise
Ideation and validation - An exercise
 
IoT product business plan creation for entrepreneurs and intrepreneurs
IoT product business plan creation for entrepreneurs and intrepreneursIoT product business plan creation for entrepreneurs and intrepreneurs
IoT product business plan creation for entrepreneurs and intrepreneurs
 
ASIC SoC Verification Challenges and Methodologies
ASIC SoC Verification Challenges and MethodologiesASIC SoC Verification Challenges and Methodologies
ASIC SoC Verification Challenges and Methodologies
 
IoT Product Design and Prototyping
IoT Product Design and PrototypingIoT Product Design and Prototyping
IoT Product Design and Prototyping
 
Business model
Business modelBusiness model
Business model
 
Engaging Today's kids
Engaging Today's kidsEngaging Today's kids
Engaging Today's kids
 
Nurturing Innovative Minds
Nurturing Innovative MindsNurturing Innovative Minds
Nurturing Innovative Minds
 
Creating those dots
Creating those dotsCreating those dots
Creating those dots
 

Recently uploaded

Seal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptxSeal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptx
negromaestrong
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
heathfieldcps1
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
QucHHunhnh
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
QucHHunhnh
 

Recently uploaded (20)

Asian American Pacific Islander Month DDSD 2024.pptx
Asian American Pacific Islander Month DDSD 2024.pptxAsian American Pacific Islander Month DDSD 2024.pptx
Asian American Pacific Islander Month DDSD 2024.pptx
 
Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdf
 
Measures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SDMeasures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SD
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
 
On National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan FellowsOn National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan Fellows
 
Seal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptxSeal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptx
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
 
Sociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning ExhibitSociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning Exhibit
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
 
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy Consulting
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introduction
 
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin ClassesMixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
 
psychiatric nursing HISTORY COLLECTION .docx
psychiatric nursing HISTORY COLLECTION .docxpsychiatric nursing HISTORY COLLECTION .docx
psychiatric nursing HISTORY COLLECTION .docx
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
 
How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17
 
Micro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdfMicro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdf
 
Energy Resources. ( B. Pharmacy, 1st Year, Sem-II) Natural Resources
Energy Resources. ( B. Pharmacy, 1st Year, Sem-II) Natural ResourcesEnergy Resources. ( B. Pharmacy, 1st Year, Sem-II) Natural Resources
Energy Resources. ( B. Pharmacy, 1st Year, Sem-II) Natural Resources
 
Introduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The BasicsIntroduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The Basics
 

4Sem VTU-HDL Programming Notes-Unit3-Behavioral Descriptions

  • 1.   EVEN     SEMESTER                                                   Professor,  E&C  Department,  PESIT  SC           Behavioral  Descriptions     • Highlights     • Structure     • Sequential  Statements:  IF,  CASE,  FOR  LOOP,  WHILE  LOOP,  REPEAT,  FOREVER         Reference  Books:     • HDL  Programming  (VHDL  and  Verilog)-­‐  Nazeih  M.Botros-­‐  John  Weily  India  Pvt.  Ltd.     2008.         UNIT  3:     Behavioral  Descriptions:  Behavioral  Description  highlights,  structure  of  HDL  behavioral   Description,  The  VHDL  variable  –Assignment  Statement,  sequential  statements.   6  Hours       HDL  DESIGN-­‐4-­‐CLASS  NOTES  –  UNIT3   Shivananda  (Shivoo)  Koteshwar   P e o p l e s   E d u c a t i o n   S o c i e t y   S o u t h   C a m p u s   ( w w w . p e s . e d u )   14  
  • 2. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   BEHAVIORAL - HIGHLIGHTS Models the system as to how the outputs behave with the inputs. The module includes the predefined word always or initial. • Behavioral description is a powerful tool to describe systems for which the digital logic structure are not known or are to generate • Examples of such systems are complex arithmetic units, computer control units and biological mechanisms that describe the physiological action of certain organs such as the kidney or heart • The behavioral description describes the system by showing how the outputs behave according to changes in the inputs • In this description, we do not need to know the logic diagram of the system; what must be known is how the output behaves in response to change in the input • The major behavioral description statements are always and initial • For VHDL, the statements inside the process are sequential and in Verilog all statements are concurrent The steps in behavioral style are: 1. Understand the logic / Truth Table 2. Use always statement and represent the logic using the code STRUCTURE OF THE BEHAVIORAL CODE • The code mainly consists of signal-assignment statements • The process is executed (activated) only if an event occurs on any element of the sensitive list; otherwise the process remains inactive. If the process has no sensitivity list, the process is executed continuously   Shivoo  Koteshwar’s  Notes                                          2                                                                                          shivoo@pes.edu        
  • 3. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   n-bit Full Adder (Using Behavioral Style) SEQUENTIAL STATEMENT: IF   Shivoo  Koteshwar’s  Notes                                          3                                                                                          shivoo@pes.edu        
  • 4. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   SEQUENTIAL STATEMENT : IF ELSE IF   Shivoo  Koteshwar’s  Notes                                          4                                                                                          shivoo@pes.edu        
  • 5. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   D-Latch   Shivoo  Koteshwar’s  Notes                                          5                                                                                          shivoo@pes.edu        
  • 6. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   SEQUENTIAL STATEMENT : CASE • The case statement should include all possible conditions (Values) of the control expression • The statement default for Verilog ( when others for VHDL ) can be used to guarantee that all conditions are covered • begin and end are not needed if only a single statement is included for any test value • case resembles if, except that the correct condition in case is determined directly and not serially as in if statements   Shivoo  Koteshwar’s  Notes                                          6                                                                                          shivoo@pes.edu        
  • 7. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0     Shivoo  Koteshwar’s  Notes                                          7                                                                                          shivoo@pes.edu        
  • 8. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   SEQUENTIAL STATEMENTS : CASEX and CASEZ • casex ignores the “don’t care” values of the control expression • casez ignores the “high impedance” values of the control expression • casez allows for z values to be treated as don't cares, whereas casex allows for both z and x to be treated as don't cares. Only bit values other than the don't care bits are used in the comparison.   Shivoo  Koteshwar’s  Notes                                          8                                                                                          shivoo@pes.edu        
  • 9. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   Question1: Convert from Dataflow to Conditional Dataflow and then to IF and CASE Solution:   Shivoo  Koteshwar’s  Notes                                          9                                                                                          shivoo@pes.edu        
  • 10. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   Question2: Write the stimulus block for the following   Shivoo  Koteshwar’s  Notes                                          10                                                                                    shivoo@pes.edu              
  • 11. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   Edge Triggered JK Flip Flop   Shivoo  Koteshwar’s  Notes                                          11                                                                                    shivoo@pes.edu              
  • 12. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   3 Bit Binary Active High Synchronous Clear Counter   Shivoo  Koteshwar’s  Notes                                          12                                                                                    shivoo@pes.edu              
  • 13. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0     Shivoo  Koteshwar’s  Notes                                          13                                                                                    shivoo@pes.edu              
  • 14. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   3 Bit Binary Active High Asynchronous Clear Counter   Shivoo  Koteshwar’s  Notes                                          14                                                                                    shivoo@pes.edu              
  • 15. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   Priority Encoder using CASEX   Shivoo  Koteshwar’s  Notes                                          15                                                                                    shivoo@pes.edu              
  • 16. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   SEQUENTIAL STATEMENTS: LOOP • LOOP is a sequential statement that appears inside always or initial block • Loop is used to repeat the execution of statements written inside its body. The number of repetitions is controlled by the range of the index parameter   Shivoo  Koteshwar’s  Notes                                          16                                                                                    shivoo@pes.edu              
  • 17. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   4 Bit Positive Edge Triggered Counter   Shivoo  Koteshwar’s  Notes                                          17                                                                                    shivoo@pes.edu              
  • 18. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0     Shivoo  Koteshwar’s  Notes                                          18                                                                                    shivoo@pes.edu              
  • 19. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0     Shivoo  Koteshwar’s  Notes                                          19                                                                                    shivoo@pes.edu              
  • 20. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   4 Bit Positive Edge Triggered Counter With Synchronous Hold   Shivoo  Koteshwar’s  Notes                                          20                                                                                    shivoo@pes.edu              
  • 21. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0     Shivoo  Koteshwar’s  Notes                                          21                                                                                    shivoo@pes.edu              
  • 22. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0   Factorial with WHILE LOOP   Shivoo  Koteshwar’s  Notes                                          22                                                                                    shivoo@pes.edu              
  • 23. HDL  Design  (4th  Semester  VTU)                                                                                                                UNIT3  Notes  v1.0     Shivoo  Koteshwar’s  Notes                                          23                                                                                    shivoo@pes.edu