SlideShare a Scribd company logo
1 of 62
Download to read offline
Analog IC Design
BITS Pilani
Pilani Campus ANU GUPTAp
BITS PilaniBITS Pilani
Pilani Campus
Analog Layout Techniques
Organisation
• Design rules, Schematic to layout, vice versa,
• cross-sectional diagram, big layouts
• Matched componentsp
 Over-etching errors
unit components designunit components design
design using non unit component
 Boundary condition matching Boundary condition matching
Common centroid layout, parasitic cap estimation
BITS Pilani, Pilani Campus
Scalable design rules-----same set can be used for next
tech generation by changing λ. Worst case values of
spacings, widths etc. are used , so can’t be an optimized
set. e. g. MOSIS design rulesg g
Absolute design rules----optimized set but same set can’t
be used for next tech gen. Entire new set is to be
created.
BITS Pilani, Pilani Campus
Tanner
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
4 NAND GATES4 NAND GATES
CADENCE
MOS LAYOUT
λ
λ 2λ
2λ
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
λ
5λ
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Junction cap-
single transistorsingle transistor
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Other layouts of MOS
Annular transistor
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Elongated annular
transistor
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Dense MOS layouts
metal1metal1
metal2
B t t i t
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Waffle transistor Bent transistor
Compute w/L?
Circuit And Layout
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Try more examples
How to reduce parasitic
capacitances?
Careful layout by junction sharing
CAPACITOR LAYOUTS
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
RESISTOR LAYOUT
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Matching Issues
Large device => many small unit devicesg y
Same boundary conditions for devices
BITS Pilani, Pilani Campus
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Overetching –
MOS dimensions
(W/L)u = 8um/2um= 4 desired
MOS dimensions
After over etching ---
(W/L)u = 7um/1um= 7; 0.5um= ∆e
LL
∆e
Poly layer
w Over etched Poly layer
BITS Pilani, Pilani Campus
Absolute dimension of MOS
Remedy---use Unit components w=L
(W/L)u = 10um/10um, RATIO=1
Remedy---use Unit components w=L
After fab. (W/L)u  8um/8um, RATIO=1
Conclusion—Abs. dimensions change, ratio does not
changechange
BITS Pilani, Pilani Campus
Ratio of matched devices
• (W/L)1 = 2, (W/L)2 = 8, ratio= 4
Ratio of matched devices
( )1 , ( )2 ,
• We take unit device (W/L)u = 10um/10um
• After fab. (W/L)u  8um/8um( )u
(W/L)2 8(W/L)u
4
( )2 ( )u
(W/L)1 2(W/L)u
= =4
Thus, ratio remains same, if same unit
device is used
Application of technique
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS PilaniBITS Pilani
Pilani Campus
Layout of CAPACITORSLayout of CAPACITORS
CAPACITOR LAYOUTS
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Over-Etching
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Let
C1/ C2 = 3.4 = 2+1.4
= [6/3] + [1.4/1][6/3] [1.4/1]
[6/3]---can be implemented by using unit[6/3]---can be implemented by using unit
capacitors
[1 4/1]---we require non unit capacitor[1.4/1]---we require non unit capacitor
Mismatch can occur due to second term
BITS Pilani, Pilani Campus
No mismatch conditionNo mismatch condition
• We should design non unit cap Such thatWe should design non unit cap. Such that
ratio (1.4) remains constant even after
overetchingoveretching
H t d i ?• How to design?
• What is the condition?
Condition
= c1
c2c
εr1= εr2
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Non unit sized cap dim.
estimation
= 1 4
estimation
= 1.4
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS PilaniBITS Pilani
Pilani Campus
Boundary condition matchingBoundary condition matching
Common centroid layout
What if unit devices change randomly?g y
Since one device is facing larger change in dimension,g g g
maintaining constant ratio would be difficult.
So We should have same change in all unit devices how?So, We should have same change in all unit devices. how?
Inter-digitization
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Reduce mismatches
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
D DD
S
SS
S S
Bulk (backgate contact)
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
RESISTOR LAYOUT
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Big Resistor
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BIG RESISTOR (unit components)
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Multi fingered
Common Centroid layoutCommon Centroid layout
Parasitic cap. calculation of
MOS device
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
20λ 6λ 6λ 6λ
5λ 5λ
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
Fingered layout
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
View of fingered layout
BITS Pilani, Deemed to be University under Section 3 of UGC Act, 1956
BITS PilaniBITS Pilani
Pilani Campus
ENDEND

More Related Content

What's hot

Lect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process ConcernLect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process Concern
vein
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
Murali Rai
 
crosstalk minimisation using vlsi
crosstalk minimisation using vlsicrosstalk minimisation using vlsi
crosstalk minimisation using vlsi
subhradeep mitra
 

What's hot (20)

Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design
 
Low power VLSI design
Low power VLSI designLow power VLSI design
Low power VLSI design
 
finfet & dg-fet technology
finfet & dg-fet technologyfinfet & dg-fet technology
finfet & dg-fet technology
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
 
Nanometer layout handbook at high speed design
Nanometer layout handbook at high speed designNanometer layout handbook at high speed design
Nanometer layout handbook at high speed design
 
Implementing Useful Clock Skew Using Skew Groups
Implementing Useful Clock Skew Using Skew GroupsImplementing Useful Clock Skew Using Skew Groups
Implementing Useful Clock Skew Using Skew Groups
 
Synchronous and asynchronous clock
Synchronous and asynchronous clockSynchronous and asynchronous clock
Synchronous and asynchronous clock
 
Floor plan & Power Plan
Floor plan & Power Plan Floor plan & Power Plan
Floor plan & Power Plan
 
VLSI Physical Design Flow(http://www.vlsisystemdesign.com)
VLSI Physical Design Flow(http://www.vlsisystemdesign.com)VLSI Physical Design Flow(http://www.vlsisystemdesign.com)
VLSI Physical Design Flow(http://www.vlsisystemdesign.com)
 
Latch up
Latch upLatch up
Latch up
 
Lect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process ConcernLect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process Concern
 
VLSI Technology
VLSI TechnologyVLSI Technology
VLSI Technology
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
 
Vlsi stick daigram (JCE)
Vlsi stick daigram (JCE)Vlsi stick daigram (JCE)
Vlsi stick daigram (JCE)
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 
Pd flow i
Pd flow iPd flow i
Pd flow i
 
Ic tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process IntegrationIc tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process Integration
 
ASIC DESIGN FLOW
ASIC DESIGN FLOWASIC DESIGN FLOW
ASIC DESIGN FLOW
 
Short channel effect on FET
Short channel effect on FETShort channel effect on FET
Short channel effect on FET
 
crosstalk minimisation using vlsi
crosstalk minimisation using vlsicrosstalk minimisation using vlsi
crosstalk minimisation using vlsi
 

Viewers also liked

Design and simulation of sayeh processor using verilog copy 1445752708332
Design and simulation of sayeh processor using verilog   copy 1445752708332Design and simulation of sayeh processor using verilog   copy 1445752708332
Design and simulation of sayeh processor using verilog copy 1445752708332
akanksha sharma
 
Trigate transistors and future processors
Trigate transistors and future processors Trigate transistors and future processors
Trigate transistors and future processors
Chinmay Chepurwar
 
Ehud tzuri 3 d challanges new
Ehud tzuri 3 d challanges    newEhud tzuri 3 d challanges    new
Ehud tzuri 3 d challanges new
chiportal
 
Ee560 mos theory_p101
Ee560 mos theory_p101Ee560 mos theory_p101
Ee560 mos theory_p101
bheemsain
 

Viewers also liked (20)

Layout rules
Layout rulesLayout rules
Layout rules
 
IC Mask Design - IC Layout Acceleration Tool - DAC Conference, June 2010
IC Mask Design - IC Layout Acceleration Tool - DAC Conference, June 2010IC Mask Design - IC Layout Acceleration Tool - DAC Conference, June 2010
IC Mask Design - IC Layout Acceleration Tool - DAC Conference, June 2010
 
Analog vlsi
Analog vlsiAnalog vlsi
Analog vlsi
 
Finfets
FinfetsFinfets
Finfets
 
Fast and Parallel Webpage Layout
Fast and Parallel Webpage LayoutFast and Parallel Webpage Layout
Fast and Parallel Webpage Layout
 
Layout02 (1)
Layout02 (1)Layout02 (1)
Layout02 (1)
 
Design of an Analog CMOS based Interval Type-2 Fuzzy Logic Controller Chip
Design of an Analog CMOS based Interval Type-2 Fuzzy Logic Controller ChipDesign of an Analog CMOS based Interval Type-2 Fuzzy Logic Controller Chip
Design of an Analog CMOS based Interval Type-2 Fuzzy Logic Controller Chip
 
Multithreading Fundamentals
Multithreading FundamentalsMultithreading Fundamentals
Multithreading Fundamentals
 
Design and simulation of sayeh processor using verilog copy 1445752708332
Design and simulation of sayeh processor using verilog   copy 1445752708332Design and simulation of sayeh processor using verilog   copy 1445752708332
Design and simulation of sayeh processor using verilog copy 1445752708332
 
Chapter 3 cmos(class2)
Chapter 3 cmos(class2)Chapter 3 cmos(class2)
Chapter 3 cmos(class2)
 
GAA nano wire FET
GAA nano wire FETGAA nano wire FET
GAA nano wire FET
 
Trigate transistors and future processors
Trigate transistors and future processors Trigate transistors and future processors
Trigate transistors and future processors
 
Ehud tzuri 3 d challanges new
Ehud tzuri 3 d challanges    newEhud tzuri 3 d challanges    new
Ehud tzuri 3 d challanges new
 
Vlsi design-manual
Vlsi design-manualVlsi design-manual
Vlsi design-manual
 
Ee560 mos theory_p101
Ee560 mos theory_p101Ee560 mos theory_p101
Ee560 mos theory_p101
 
Full custom Ic design Implementation of low power priority encoder
Full custom Ic design Implementation of low power priority encoderFull custom Ic design Implementation of low power priority encoder
Full custom Ic design Implementation of low power priority encoder
 
Atm Simulator
Atm SimulatorAtm Simulator
Atm Simulator
 
15 mosfet threshold voltage
15 mosfet threshold voltage15 mosfet threshold voltage
15 mosfet threshold voltage
 
Layout Design Comparison of CMOS and Gate
Layout Design Comparison of CMOS  and Gate Layout Design Comparison of CMOS  and Gate
Layout Design Comparison of CMOS and Gate
 
VLSi
VLSiVLSi
VLSi
 

Similar to Aicd cmos layouts (7)

DSECLZG519- Mathematical foundations Lec5
DSECLZG519- Mathematical foundations Lec5DSECLZG519- Mathematical foundations Lec5
DSECLZG519- Mathematical foundations Lec5
 
Quantitative methods minimal spanning tree and dijkstra [compatibility mode]
Quantitative methods minimal spanning tree and dijkstra [compatibility mode]Quantitative methods minimal spanning tree and dijkstra [compatibility mode]
Quantitative methods minimal spanning tree and dijkstra [compatibility mode]
 
L4 2-2-types of modularity of prod archi
L4 2-2-types of modularity of prod archiL4 2-2-types of modularity of prod archi
L4 2-2-types of modularity of prod archi
 
helloDisgfjdflsjfjsfsjfsjflsjfsofjslfjsjfeuxwfdf.ppt
helloDisgfjdflsjfjsfsjfsjflsjfsofjslfjsjfeuxwfdf.ppthelloDisgfjdflsjfjsfsjfsjflsjfsofjslfjsjfeuxwfdf.ppt
helloDisgfjdflsjfjsfsjfsjflsjfsofjslfjsjfeuxwfdf.ppt
 
Lect1 rtos
Lect1 rtosLect1 rtos
Lect1 rtos
 
Quantitative methods minimal spanning tree and dijkstra
Quantitative methods minimal spanning tree and dijkstraQuantitative methods minimal spanning tree and dijkstra
Quantitative methods minimal spanning tree and dijkstra
 
Quantitative methods minimal spanning tree and dijkstra
Quantitative methods minimal spanning tree and dijkstraQuantitative methods minimal spanning tree and dijkstra
Quantitative methods minimal spanning tree and dijkstra
 

Recently uploaded

Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
kauryashika82
 

Recently uploaded (20)

2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
 
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17  How to Extend Models Using Mixin ClassesMixin Classes in Odoo 17  How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17
 
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
 
PROCESS RECORDING FORMAT.docx
PROCESS      RECORDING        FORMAT.docxPROCESS      RECORDING        FORMAT.docx
PROCESS RECORDING FORMAT.docx
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdf
 
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptxINDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
 
ICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptx
 
Unit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptxUnit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptx
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdf
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy Consulting
 
Food Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-II
Food Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-IIFood Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-II
Food Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-II
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
 
Application orientated numerical on hev.ppt
Application orientated numerical on hev.pptApplication orientated numerical on hev.ppt
Application orientated numerical on hev.ppt
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
 
ComPTIA Overview | Comptia Security+ Book SY0-701
ComPTIA Overview | Comptia Security+ Book SY0-701ComPTIA Overview | Comptia Security+ Book SY0-701
ComPTIA Overview | Comptia Security+ Book SY0-701
 

Aicd cmos layouts