SlideShare ist ein Scribd-Unternehmen logo

PHASE LOCKED LOOP FOR GSM 900

•
•
C
chirag2003

We made this project during Master of Science study at University of Texas at Arlington. It was part of RF IC Design course work at fall’08 Semester.

1 von 19
Submitted by: Chirag Patel Ravi Vachhani Vijay Sankar DESIGN OF A PHASE LOCKED LOOP FOR GSM 900
[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
General block diagram ,[object Object]
Phase Frequency Divider ,[object Object]
PFD SIMULATION ,[object Object]
PFD SIMULATION ,[object Object]
PFD SIMULATION ,[object Object]
Charge Pump- Schematic
Charge Pump ,[object Object]
Frequency Divider ( by 4) ,[object Object]
Frequency Divider ( by 4)
VCO ,[object Object]
VCO Tuning Range
VCO ,[object Object]
PLL
PLL Output
Layout
[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
References ,[object Object],[object Object],[object Object],[object Object],[object Object]

Empfohlen

Phase locked loop
Phase locked loop Phase locked loop
Phase locked loop imengineer
 
Phase locked loop
Phase locked loopPhase locked loop
Phase locked loopMuhammad Saad
 
Phase locked loop design
Phase locked loop designPhase locked loop design
Phase locked loop designMoin Aman
 
Design of all digital phase locked loop (d pll) with fast acquisition time
Design of all digital phase locked loop (d pll) with fast acquisition timeDesign of all digital phase locked loop (d pll) with fast acquisition time
Design of all digital phase locked loop (d pll) with fast acquisition timeeSAT Journals
 
Pll ppt
Pll pptPll ppt
Pll pptparassini
 
PHASE LOCK LOOPs
PHASE LOCK LOOPsPHASE LOCK LOOPs
PHASE LOCK LOOPsRabindranath Tagore University, Bhopal
 
Pll
PllPll
Pllkatamthreveni
 
Introduction to pll
Introduction to pllIntroduction to pll
Introduction to pllsartaj ahmed
 

Empfohlen

Phase locked loop
Phase locked loop Phase locked loop
Phase locked loop imengineer
 
Phase locked loop
Phase locked loopPhase locked loop
Phase locked loopMuhammad Saad
 
Phase locked loop design
Phase locked loop designPhase locked loop design
Phase locked loop designMoin Aman
 
Design of all digital phase locked loop (d pll) with fast acquisition time
Design of all digital phase locked loop (d pll) with fast acquisition timeDesign of all digital phase locked loop (d pll) with fast acquisition time
Design of all digital phase locked loop (d pll) with fast acquisition timeeSAT Journals
 
Pll ppt
Pll pptPll ppt
Pll pptparassini
 
PHASE LOCK LOOPs
PHASE LOCK LOOPsPHASE LOCK LOOPs
PHASE LOCK LOOPsRabindranath Tagore University, Bhopal
 
Pll
PllPll
Pllkatamthreveni
 
Introduction to pll
Introduction to pllIntroduction to pll
Introduction to pllsartaj ahmed
 
Directed decision phase locked loop
Directed decision phase locked loopDirected decision phase locked loop
Directed decision phase locked loopHitham Jleed
 
Phase Locked Loop (PLL)
Phase Locked Loop (PLL)Phase Locked Loop (PLL)
Phase Locked Loop (PLL)Debayon Saha
 
PLL & DLL DESIGN IN SIMULINK MATLAB
PLL & DLL DESIGN IN SIMULINK MATLABPLL & DLL DESIGN IN SIMULINK MATLAB
PLL & DLL DESIGN IN SIMULINK MATLABkartik pal
 
Phase locked loop
Phase locked loopPhase locked loop
Phase locked loopPreet_patel
 
DPLL PRESENTATION
DPLL PRESENTATIONDPLL PRESENTATION
DPLL PRESENTATIONNarendra-Naidu Lingutla
 
All Digital Phase Lock Loop 03 12 09
All Digital Phase Lock Loop 03 12 09All Digital Phase Lock Loop 03 12 09
All Digital Phase Lock Loop 03 12 09imranbashir
 
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite LinkPhase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite Linkchiragwarty
 
Phase lock loop (pll)
Phase lock loop (pll)Phase lock loop (pll)
Phase lock loop (pll)sulaim_qais
 
Frequency Synthesized Signal Generator
Frequency Synthesized Signal GeneratorFrequency Synthesized Signal Generator
Frequency Synthesized Signal GeneratorDESH D YADAV
 
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulationChirag vasava
 
Pll
PllPll
PllSatheeshkumar697
 
Ee443 phase locked loop - presentation - schwappach and brandy
Ee443 phase locked loop - presentation - schwappach and brandyEe443 phase locked loop - presentation - schwappach and brandy
Ee443 phase locked loop - presentation - schwappach and brandyLoren Schwappach
 
Phase locked loop techniques for fm demodulation and modulation
Phase locked loop techniques for fm demodulation and modulationPhase locked loop techniques for fm demodulation and modulation
Phase locked loop techniques for fm demodulation and modulationHarshal Ladhe
 
Pll Basic Linkedin2
Pll Basic Linkedin2Pll Basic Linkedin2
Pll Basic Linkedin2Stanley Goldman
 
PLL Note
PLL NotePLL Note
PLL NotePei-Che Chang
 
Phase Locked Loops (PLL) 1
Phase Locked Loops (PLL) 1Phase Locked Loops (PLL) 1
Phase Locked Loops (PLL) 1Pei-Che Chang
 
Sub157
Sub157Sub157
Sub157International Journal of Science and Research (IJSR)
 
Frequency synthesizer(mm)
Frequency synthesizer(mm)Frequency synthesizer(mm)
Frequency synthesizer(mm)Mahendra Mishra
 
Non ideal effects of pll
Non ideal effects of pllNon ideal effects of pll
Non ideal effects of pllRabindranath Tagore University, Bhopal
 
Direct digital frequency synthesizer
Direct digital frequency synthesizerDirect digital frequency synthesizer
Direct digital frequency synthesizerVenkat Malai Avichi
 
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERSDESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERSIJMEJournal1
 
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...VLSICS Design
 

Weitere ähnliche Inhalte

Was ist angesagt?

Directed decision phase locked loop
Directed decision phase locked loopDirected decision phase locked loop
Directed decision phase locked loopHitham Jleed
 
Phase Locked Loop (PLL)
Phase Locked Loop (PLL)Phase Locked Loop (PLL)
Phase Locked Loop (PLL)Debayon Saha
 
PLL & DLL DESIGN IN SIMULINK MATLAB
PLL & DLL DESIGN IN SIMULINK MATLABPLL & DLL DESIGN IN SIMULINK MATLAB
PLL & DLL DESIGN IN SIMULINK MATLABkartik pal
 
Phase locked loop
Phase locked loopPhase locked loop
Phase locked loopPreet_patel
 
All Digital Phase Lock Loop 03 12 09
All Digital Phase Lock Loop 03 12 09All Digital Phase Lock Loop 03 12 09
All Digital Phase Lock Loop 03 12 09imranbashir
 
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite LinkPhase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite Linkchiragwarty
 
Phase lock loop (pll)
Phase lock loop (pll)Phase lock loop (pll)
Phase lock loop (pll)sulaim_qais
 
Frequency Synthesized Signal Generator
Frequency Synthesized Signal GeneratorFrequency Synthesized Signal Generator
Frequency Synthesized Signal GeneratorDESH D YADAV
 
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulationChirag vasava
 
Ee443 phase locked loop - presentation - schwappach and brandy
Ee443 phase locked loop - presentation - schwappach and brandyEe443 phase locked loop - presentation - schwappach and brandy
Ee443 phase locked loop - presentation - schwappach and brandyLoren Schwappach
 
Phase locked loop techniques for fm demodulation and modulation
Phase locked loop techniques for fm demodulation and modulationPhase locked loop techniques for fm demodulation and modulation
Phase locked loop techniques for fm demodulation and modulationHarshal Ladhe
 
Phase Locked Loops (PLL) 1
Phase Locked Loops (PLL) 1Phase Locked Loops (PLL) 1
Phase Locked Loops (PLL) 1Pei-Che Chang
 
Frequency synthesizer(mm)
Frequency synthesizer(mm)Frequency synthesizer(mm)
Frequency synthesizer(mm)Mahendra Mishra
 
Direct digital frequency synthesizer
Direct digital frequency synthesizerDirect digital frequency synthesizer
Direct digital frequency synthesizerVenkat Malai Avichi
 

Was ist angesagt? (20)

Directed decision phase locked loop
Directed decision phase locked loopDirected decision phase locked loop
Directed decision phase locked loop
 
Phase Locked Loop (PLL)
Phase Locked Loop (PLL)Phase Locked Loop (PLL)
Phase Locked Loop (PLL)
 
PLL & DLL DESIGN IN SIMULINK MATLAB
PLL & DLL DESIGN IN SIMULINK MATLABPLL & DLL DESIGN IN SIMULINK MATLAB
PLL & DLL DESIGN IN SIMULINK MATLAB
 
Phase locked loop
Phase locked loopPhase locked loop
Phase locked loop
 
DPLL PRESENTATION
DPLL PRESENTATIONDPLL PRESENTATION
DPLL PRESENTATION
 
All Digital Phase Lock Loop 03 12 09
All Digital Phase Lock Loop 03 12 09All Digital Phase Lock Loop 03 12 09
All Digital Phase Lock Loop 03 12 09
 
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite LinkPhase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
 
Phase lock loop (pll)
Phase lock loop (pll)Phase lock loop (pll)
Phase lock loop (pll)
 
Frequency Synthesized Signal Generator
Frequency Synthesized Signal GeneratorFrequency Synthesized Signal Generator
Frequency Synthesized Signal Generator
 
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
 
Pll
PllPll
Pll
 
Ee443 phase locked loop - presentation - schwappach and brandy
Ee443 phase locked loop - presentation - schwappach and brandyEe443 phase locked loop - presentation - schwappach and brandy
Ee443 phase locked loop - presentation - schwappach and brandy
 
Phase locked loop techniques for fm demodulation and modulation
Phase locked loop techniques for fm demodulation and modulationPhase locked loop techniques for fm demodulation and modulation
Phase locked loop techniques for fm demodulation and modulation
 
Pll Basic Linkedin2
Pll Basic Linkedin2Pll Basic Linkedin2
Pll Basic Linkedin2
 
PLL Note
PLL NotePLL Note
PLL Note
 
Phase Locked Loops (PLL) 1
Phase Locked Loops (PLL) 1Phase Locked Loops (PLL) 1
Phase Locked Loops (PLL) 1
 
Sub157
Sub157Sub157
Sub157
 
Frequency synthesizer(mm)
Frequency synthesizer(mm)Frequency synthesizer(mm)
Frequency synthesizer(mm)
 
Non ideal effects of pll
Non ideal effects of pllNon ideal effects of pll
Non ideal effects of pll
 
Direct digital frequency synthesizer
Direct digital frequency synthesizerDirect digital frequency synthesizer
Direct digital frequency synthesizer
 

Ähnlich wie PHASE LOCKED LOOP FOR GSM 900

DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERSDESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERSIJMEJournal1
 
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...VLSICS Design
 
Dissertation on lv pll by dhwani sametrya
Dissertation on lv pll by dhwani sametryaDissertation on lv pll by dhwani sametrya
Dissertation on lv pll by dhwani sametryaDhwani Sametriya
 
RM03D-3_DCOBISC_06_07_09_Final
RM03D-3_DCOBISC_06_07_09_FinalRM03D-3_DCOBISC_06_07_09_Final
RM03D-3_DCOBISC_06_07_09_Finalimranbashir
 
Si Intro(100413)
Si Intro(100413)Si Intro(100413)
Si Intro(100413)imsong
 
FAST TRANSIENT RESPONSE LOW DROPOUT VOLTAGE REGULATOR
FAST TRANSIENT RESPONSE LOW DROPOUT VOLTAGE REGULATORFAST TRANSIENT RESPONSE LOW DROPOUT VOLTAGE REGULATOR
FAST TRANSIENT RESPONSE LOW DROPOUT VOLTAGE REGULATORijseajournal
 
On Chip Calibration And Compensation Techniques (11 03 08)
On Chip Calibration And Compensation Techniques (11 03 08)On Chip Calibration And Compensation Techniques (11 03 08)
On Chip Calibration And Compensation Techniques (11 03 08)imranbashir
 
Forharsha basha
Forharsha bashaForharsha basha
Forharsha bashaUday Reddy
 
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATORDESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATORVLSICS Design
 
Project_Kaveh & Mohammad
Project_Kaveh & MohammadProject_Kaveh & Mohammad
Project_Kaveh & MohammadKaveh Dehno
 
Design of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL...
Design of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL...Design of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL...
Design of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL...Editor IJCATR
 
Design of a current Mode Sample and Hold Circuit at sampling rate of 150 MS/s
Design of a current Mode Sample and Hold Circuit at sampling rate of 150 MS/sDesign of a current Mode Sample and Hold Circuit at sampling rate of 150 MS/s
Design of a current Mode Sample and Hold Circuit at sampling rate of 150 MS/sIJERA Editor
 
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency SynthesizerSpur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency SynthesizerIDES Editor
 
CMOS ring oscillator delay cell performance: a comparative study
CMOS ring oscillator delay cell performance: a comparative studyCMOS ring oscillator delay cell performance: a comparative study
CMOS ring oscillator delay cell performance: a comparative studyIJECEIAES
 

Ähnlich wie PHASE LOCKED LOOP FOR GSM 900 (20)

DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERSDESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
 
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...
 
Dissertation on lv pll by dhwani sametrya
Dissertation on lv pll by dhwani sametryaDissertation on lv pll by dhwani sametrya
Dissertation on lv pll by dhwani sametrya
 
O0704080084
O0704080084O0704080084
O0704080084
 
RM03D-3_DCOBISC_06_07_09_Final
RM03D-3_DCOBISC_06_07_09_FinalRM03D-3_DCOBISC_06_07_09_Final
RM03D-3_DCOBISC_06_07_09_Final
 
Si Intro(100413)
Si Intro(100413)Si Intro(100413)
Si Intro(100413)
 
Sistec ppt
Sistec pptSistec ppt
Sistec ppt
 
FAST TRANSIENT RESPONSE LOW DROPOUT VOLTAGE REGULATOR
FAST TRANSIENT RESPONSE LOW DROPOUT VOLTAGE REGULATORFAST TRANSIENT RESPONSE LOW DROPOUT VOLTAGE REGULATOR
FAST TRANSIENT RESPONSE LOW DROPOUT VOLTAGE REGULATOR
 
On Chip Calibration And Compensation Techniques (11 03 08)
On Chip Calibration And Compensation Techniques (11 03 08)On Chip Calibration And Compensation Techniques (11 03 08)
On Chip Calibration And Compensation Techniques (11 03 08)
 
Forharsha basha
Forharsha bashaForharsha basha
Forharsha basha
 
Thesis presentation
Thesis presentationThesis presentation
Thesis presentation
 
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATORDESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
 
Project_Kaveh & Mohammad
Project_Kaveh & MohammadProject_Kaveh & Mohammad
Project_Kaveh & Mohammad
 
Design of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL...
Design of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL...Design of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL...
Design of High Speed Phase Frequency Detector in 0.18 μm CMOS Process for PLL...
 
En34855860
En34855860En34855860
En34855860
 
Jv2416961699
Jv2416961699Jv2416961699
Jv2416961699
 
Design of a current Mode Sample and Hold Circuit at sampling rate of 150 MS/s
Design of a current Mode Sample and Hold Circuit at sampling rate of 150 MS/sDesign of a current Mode Sample and Hold Circuit at sampling rate of 150 MS/s
Design of a current Mode Sample and Hold Circuit at sampling rate of 150 MS/s
 
IO Circuit_1.pptx
IO Circuit_1.pptxIO Circuit_1.pptx
IO Circuit_1.pptx
 
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency SynthesizerSpur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
 
CMOS ring oscillator delay cell performance: a comparative study
CMOS ring oscillator delay cell performance: a comparative studyCMOS ring oscillator delay cell performance: a comparative study
CMOS ring oscillator delay cell performance: a comparative study
 

PHASE LOCKED LOOP FOR GSM 900