SlideShare ist ein Scribd-Unternehmen logo
1 von 39
Downloaden Sie, um offline zu lesen
Short Term Training Program on
“FPGA Based Digital Systems with Application
to SDR in Cognitive Environment”
Introduction to Digital Design with FPGAs
Prof. Anish Goel
What’s in the Programme
 Theory/Knowledge
 Experiments
 Hands-On Sessions
 Case Studies
 Quizzes
 Key contacts
 Query Sessions
 Beyond the course
 Nutcrackers
 Teaching/Learning
2 Digital Design with FPGAs Prof.Anish Goel
Schedule of the Programme
3 Digital Design with FPGAs Prof.Anish Goel
Monday 5th Oct STTP Module Venue
9 -9.30 Registration Room No 304
9.30- 11.30 Introduction to topic Room No 304
11.30-12.00 Formal Inaugural & Tea Break Room No 304
12.00 - 1.00 Lab I Room No 405 & 406
1.00 - 2.00 Lunch
2.00 - 4.00 Lab II Room No 405 & 406
4.00 - 8.00 Extra Sessions/Discussions Room No 405 & 406
Tuesday 6th Oct
9.00 - 10.30 FPGA Based Comm. Systems Room No 304
10.30 - 11. 00 Tea Break Room No 304
11.00 - 12.00 Lab III Room No 405 & 406
12.00-1.00 Lab IV Room No 405 & 406
1.00 - 2.00 Lunch
2.00 - 4.00 Lab V Room No 405 & 406
4.00 - 8.00 Extra Sessions/Discussions Room No 405 & 406
Learning Cycle in our STTP
Lectures
Case
Studies
Lab
Sessions
Extra
Classes
Assignm
ents
Software
Leaning
System
Design
4 Digital Design with FPGAs Prof.Anish Goel
Possible Outcomes of STTP
Knowledge
Practice
Attitude &
Aptitude
Wave of Interest and
Fun learning
Stay Happy! Stay Blessed!
Danger
Bouncer, Hectic,
Bla Bla Bla
WARNING !!!
DO NOT PROCEED
Proper Attitude
5 Digital Design with FPGAs Prof.Anish Goel
Head-start Here
Digital Design using FPGA’s
 Any circuit capable of processing Digital Data is termed
as a digital system.
 A system is a black box with inputs and outputs and a
relation between them.
Human Brain
(processing data for Participants
not listening to my lecture)
Inputs (Senses) Outputs (Actions)
Start Singing ?
Make them Sleep?
Walk Away?
6 Digital Design with FPGAs Prof.Anish Goel
Anyways Examples in Our World for
systems
 Automobile Engine
 VCD player
 Computer
 Smartphone
 Audio System
 Pen Drive
 Internet
 Whatever else
7 Digital Design with FPGAs Prof.Anish Goel
Digital and Analog
A
m
p
l
i
t
u
d
e
TimeT1 T2 T3
8 Digital Design with FPGAs Prof.Anish Goel
Realistic & Non-Realistic Signal
9 Digital Design with FPGAs Prof.Anish Goel
A little Push Helps
10 Digital Design with FPGAs Prof.Anish Goel
Digital Systems
 So digital systems are the ones that understand and process
digital/discrete data.
 We use only binary digital systems.
 Lot of research on Ternary and Quaternary Systems is being
carried out.
 But if you try to increase the number of discrete levels then
ultimately you would arrive at analog systems.
 In short binary digital systems are simple to understand,
analyze and design.
11 Digital Design with FPGAs Prof.Anish Goel
HDL (Hardware Description Language)
Digital Systems
Digital Systems
A
B C <= A.B
Digital Systems
B
A
C
Binary OutputBinary Inputs
12 Digital Design with FPGAs Prof.Anish Goel
Describe the Hardware
Digital Systems
Library ieee;
Use ieee.std_logic_1164.all;
EntityEntity DigitalSystemDigitalSystem isis
13 Digital Design with FPGAs Prof.Anish Goel
B
A
C
Digital Systems
Binary OutputBinary Inputs
Port (Port (a,ba,b: in bit;: in bit;
c: out bit);c: out bit);
end DigitalSystem;
Architecture behav of DigitalSystem is
A
B
Digital Systems
C <= A.B
Begin
C <= a and b;C <= a and b;
end behav;
Microprocessors and ASIC’s
 A microprocessor is a general purpose Digital System that can be
programmed for any functionality.
 For Eg.To implement
For I = 1;I < 10; I ++
X(I) =Y(I) + Z(I)
End
 So the above code requires following in terms of hardware:
 Adder
 Counter
 Registers
 But the microprocessor will have lots of additional circuitry like
arithmetic and logical circuits, memory interfaces, communication
interfaces etc.
 These circuits are required for implementing other functions
depending on the code, but not required for our small code as
above.
14 Digital Design with FPGAs Prof.Anish Goel
Microprocessors and ASIC’s
 In case where the circuit only needs to run the above
code only, having a microprocessor would be like wastage
of resources as most of its hardware remains unused.
 Instead if we are able to design only required circuit that
works efficiently then the system performance will
increase.
 Such a kind of circuit can be termed as Application
Specific Integrated Circuit or ASIC in short.
 FPGAs are the most common platform to implement
ASIC due to their re-configurability and ease of use.
15 Digital Design with FPGAs Prof.Anish Goel
Clear Difference!
Microprocessors FPGAs
Hardware is Already Present
Program it !
Theirs no Hardware
Create it !
16 Digital Design with FPGAs Prof.Anish Goel
Design Flow for ASIC (VLSI/CHIP)
17 Digital Design with FPGAs Prof.Anish Goel
FPGA Design Flow
18 Digital Design with FPGAs Prof.Anish Goel
Advantages of FPGA based Design
 Rapid prototyping.
 Real time results.
 Simulation and design up-gradation possible.
 Time to market reduces.
 Re-configurability at any time.
 Hardware updates possible in future.
19 Digital Design with FPGAs Prof.Anish Goel
Case Study – Full adder design
Full AdderB
A
C
S
Cout
S = A xor B xor C
S = (A and B) or (A and C) or (B and C)
A B C S Cout
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
20 Digital Design with FPGAs Prof.Anish Goel
Nutcracker I
99 X 99 = ?
21 Digital Design with FPGAs Prof.Anish Goel
Full adder Physical design flow
22 Digital Design with FPGAs Prof.Anish Goel
Full Adder Circuit
23 Digital Design with FPGAs Prof.Anish Goel
Full Adder Layout
24 Digital Design with FPGAs Prof.Anish Goel
Nutcracker II
2 x 2 = ?
25 Digital Design with FPGAs Prof.Anish Goel
Memory Based Digital Design
Digital Design with FPGAs Prof.Anish Goel26
A B C
0 0 0
0 1 1
1 0 1
1 1 0
What’s in the Black Box ?
Black Box
A
B
C
Memory Based Digital Design
Digital Design with FPGAs Prof.Anish Goel27
A B C
0 0 1
0 1 0
1 0 1
1 1 1
What’s in the Black Box ?
Black Box
A
B
C
Answer: Its memory (ROM)
Digital Design with FPGAs Prof.Anish Goel28
0
1
1
0
A
B
C
2 Bit Address
1 bit Data
Full Adder Design - FPGA
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity fa is
Port ( a : in STD_LOGIC;
b : in STD_LOGIC;
cin : in STD_LOGIC;
s : out STD_LOGIC;
cout : out STD_LOGIC);
end fa;
architecture Behavioral of fa is
begin
s <= a xor b xor cin;
cout <= (a and b) or (a and cin) or (b and cin);
end Behavioral;
29 Digital Design with FPGAs Prof.Anish Goel
Full Adder Synthesis (RTL)
30 Digital Design with FPGAs Prof.Anish Goel
Full Adder Technology View
31 Digital Design with FPGAs Prof.Anish Goel
FPGA already knows the output. It doesn’t
calculate.
 Consider a multiplier
circuit that can be fed
with 2 numbers in the
range 1-4.
 Thus there can be 16
combinations of the
inputs.
 For each combination
the output is know as we
know it’s a multiplier.
A B A*B
1 1 1
1 2 2
1 3 3
1 4 4
2 1 2
2 2 4
2 3 6
2 4 8
3 1 3
3 2 6
3 3 9
3 4 12
4 1 4
4 2 8
4 3 12
4 4 16
32 Digital Design with FPGAs Prof.Anish Goel
FPGA Highlights
 A field-programmable gate array (FPGA) is an
integrated circuit designed to be configured by a
customer or a designer after manufacturing – hence
“field-programmable".
 Technically speaking, an FPGA can be used to solve any
problem which is computable.
 Another trend on the usage of FPGAs is hardware
acceleration, where one can use the FPGA to accelerate
certain parts of an algorithm and share part of the
computation between the FPGA and a generic processor.
33 Digital Design with FPGAs Prof.Anish Goel
Common FPGA Applications
34 Digital Design with FPGAs Prof.Anish Goel
•Aerospace and Defense
•Avionics/DO-254
•Communications
•Missiles & Munitions
•Secure Solutions
•Space
•Medical Electronics
•ASIC Prototyping
•Audio
•Connectivity Solutions
•Portable Electronics
•Radio
•Digital Signal Processing (DSP)
•Automotive
•High Resolution Video
•Image Processing
•Vehicle Networking and Connectivity
•Automotive Infotainment
•Broadcast
•Real-TimeVideo Engine
•EdgeQAM
•Encoders
•Displays
•Switches and Routers
•Consumer Electronics
•Digital Displays
•Digital Cameras
•Multi-function Printers
•Portable Electronics
•Set-top Boxes
•Data Center
•Servers
•Security
•Routers
•Switches
More Applications
35 Digital Design with FPGAs Prof.Anish Goel
•High Performance Computing
•Servers
•Super Computers
•SIGINT Systems
•High-end RADARs
•High-end Beam Forming Systems
•Data Mining Systems
•Industrial
•Industrial Imaging
•Industrial Networking
•Motor Control
•Medical
•Ultrasound
•CT Scanner
•MRI
•X-ray
•PET
•Surgical Systems
•Scientific Instruments
•Lock-in amplifiers
•Phase-locked loops
•Security
•Industrial Imaging
•Secure Solutions
•Video & Image Processing
•High Resolution Video
•Video Over IP Gateway
•Digital Displays
•Wired Communications
•OpticalTransport Networks
•Network Processing
•Connectivity Interfaces
•Wireless Communications
•Baseband
•Connectivity Interfaces
•Mobile Backhaul
•Radio
FPGA – Products and Market
 http://www.electronicsweekly.com/news/products/fpga-
pld/fpgas-big-space-satellites-2015-04/
 http://www.element14.com/community/docs/DOC-
13492/l/simplify-analog-channel-design-in-fpga-based-dso
 http://www.marketsandmarkets.com/PressReleases/fpga.as
p
36 Digital Design with FPGAs Prof.Anish Goel
Conclusion
 Digital Design using FPGAs required knowledge of Digital
Logic to design but ultimately implemented in generic
logic like memory or LUT.
 FPGA is a reconfigurable hardware that can be updated
just like OS (Android/Windows) provides software
updates.
 VLSI technology is already on the verge of saturation in
terms of Frequency of Operation and Device Size, hence
industry has started focusing more on Architecture based
enhancements.
37 Digital Design with FPGAs Prof.Anish Goel
Disclaimer !
38 Digital Design with FPGAs Prof.Anish Goel
Disclaimer !
 The data/material/information presented here are based
on learning from books, internet, experience and studies.
This programme aims to guide you along the lines of
learning and provides you with the same environment for
a short span. Please read the study material and
references carefully.
39 Digital Design with FPGAs Prof.Anish Goel

Weitere ähnliche Inhalte

Was ist angesagt?

Architecture of 8051
Architecture of 8051Architecture of 8051
Architecture of 8051hello_priti
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits DrSonali Vyas
 
Instruction set of 8086
Instruction set of 8086Instruction set of 8086
Instruction set of 80869840596838
 
Interfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessorInterfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessorVikas Gupta
 
Verilog full adder in dataflow & gate level modelling style.
Verilog full adder in dataflow  & gate level modelling style.Verilog full adder in dataflow  & gate level modelling style.
Verilog full adder in dataflow & gate level modelling style.Omkar Rane
 
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Revathi Subramaniam
 
Microprocessor Fundamentals
Microprocessor FundamentalsMicroprocessor Fundamentals
Microprocessor FundamentalsDiwaker Pant
 
Analog to Digital converter in ARM
Analog to Digital converter in ARMAnalog to Digital converter in ARM
Analog to Digital converter in ARMAarav Soni
 
gate level modeling
gate level modelinggate level modeling
gate level modelingVandanaBR2
 
Synchronous counters
Synchronous countersSynchronous counters
Synchronous countersLee Diaz
 
Multimedia Compression and Communication
Multimedia Compression and CommunicationMultimedia Compression and Communication
Multimedia Compression and CommunicationBenesh Selvanesan
 
Microprocessor 8085 complete
Microprocessor 8085 completeMicroprocessor 8085 complete
Microprocessor 8085 completeShubham Singh
 

Was ist angesagt? (20)

Architecture of 8051
Architecture of 8051Architecture of 8051
Architecture of 8051
 
Pentium processor
Pentium processorPentium processor
Pentium processor
 
Analog to digital converters, adc
Analog to digital converters, adcAnalog to digital converters, adc
Analog to digital converters, adc
 
Vlsi design flow
Vlsi design flowVlsi design flow
Vlsi design flow
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
 
Instruction set of 8086
Instruction set of 8086Instruction set of 8086
Instruction set of 8086
 
Interfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessorInterfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessor
 
flip flops
flip flops flip flops
flip flops
 
Verilog full adder in dataflow & gate level modelling style.
Verilog full adder in dataflow  & gate level modelling style.Verilog full adder in dataflow  & gate level modelling style.
Verilog full adder in dataflow & gate level modelling style.
 
FPGA
FPGAFPGA
FPGA
 
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
 
Basics of digital electronics
Basics of digital electronicsBasics of digital electronics
Basics of digital electronics
 
8051 MICROCONTROLLER
8051 MICROCONTROLLER 8051 MICROCONTROLLER
8051 MICROCONTROLLER
 
Microprocessor Fundamentals
Microprocessor FundamentalsMicroprocessor Fundamentals
Microprocessor Fundamentals
 
Analog to Digital converter in ARM
Analog to Digital converter in ARMAnalog to Digital converter in ARM
Analog to Digital converter in ARM
 
gate level modeling
gate level modelinggate level modeling
gate level modeling
 
Synchronous counters
Synchronous countersSynchronous counters
Synchronous counters
 
Multimedia Compression and Communication
Multimedia Compression and CommunicationMultimedia Compression and Communication
Multimedia Compression and Communication
 
Registers
RegistersRegisters
Registers
 
Microprocessor 8085 complete
Microprocessor 8085 completeMicroprocessor 8085 complete
Microprocessor 8085 complete
 

Andere mochten auch (17)

Lect 1
Lect 1Lect 1
Lect 1
 
Parallel adders
Parallel addersParallel adders
Parallel adders
 
Digital logic design part1
Digital logic design part1Digital logic design part1
Digital logic design part1
 
DLD Practical Lab Work
DLD Practical Lab WorkDLD Practical Lab Work
DLD Practical Lab Work
 
DLD Presentation By Team Reboot,Rafin Rayan,EUB
DLD Presentation By Team Reboot,Rafin Rayan,EUBDLD Presentation By Team Reboot,Rafin Rayan,EUB
DLD Presentation By Team Reboot,Rafin Rayan,EUB
 
Encoders
EncodersEncoders
Encoders
 
DLD Summer Workshop Big Data
DLD Summer Workshop Big DataDLD Summer Workshop Big Data
DLD Summer Workshop Big Data
 
Digital Creative Design course - UX Module day 01 (EDIT interactive design an...
Digital Creative Design course - UX Module day 01 (EDIT interactive design an...Digital Creative Design course - UX Module day 01 (EDIT interactive design an...
Digital Creative Design course - UX Module day 01 (EDIT interactive design an...
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
 
dld 01-introduction
dld 01-introductiondld 01-introduction
dld 01-introduction
 
Encoder and decoder
Encoder and decoderEncoder and decoder
Encoder and decoder
 
Digital logic design DLD Logic gates
Digital logic design DLD Logic gatesDigital logic design DLD Logic gates
Digital logic design DLD Logic gates
 
Bangladesh ic-design-program-rev4-1 bd
Bangladesh ic-design-program-rev4-1 bdBangladesh ic-design-program-rev4-1 bd
Bangladesh ic-design-program-rev4-1 bd
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
 
digital logic design number system
digital logic design number systemdigital logic design number system
digital logic design number system
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
 

Ähnlich wie FPGA Digital Design Training on SDR Systems

System On Chip
System On ChipSystem On Chip
System On Chipanishgoel
 
Offline Voice Control
Offline Voice ControlOffline Voice Control
Offline Voice ControlJishnu Rajeev
 
FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionPersiPersi1
 
Taking the BeagleBone Cookbook recipes beyond BeagleBone Black
Taking the BeagleBone Cookbook recipes beyond BeagleBone BlackTaking the BeagleBone Cookbook recipes beyond BeagleBone Black
Taking the BeagleBone Cookbook recipes beyond BeagleBone BlackDrew Fustini
 
Electronic Hardware Design with FPGA
Electronic Hardware Design with FPGAElectronic Hardware Design with FPGA
Electronic Hardware Design with FPGAKrishna Gaihre
 
Computing Without Computers - Oct08
Computing Without Computers - Oct08Computing Without Computers - Oct08
Computing Without Computers - Oct08Ian Page
 
Reconfigurable ICs
Reconfigurable ICsReconfigurable ICs
Reconfigurable ICsAnish Goel
 
Programmable ics
Programmable icsProgrammable ics
Programmable ics779061702
 
CSE 690 Internship at NIKE Inc Final Report
CSE 690 Internship at NIKE Inc Final ReportCSE 690 Internship at NIKE Inc Final Report
CSE 690 Internship at NIKE Inc Final ReportCA Technologies
 
FPGA Design Challenges
FPGA Design ChallengesFPGA Design Challenges
FPGA Design ChallengesKrishna Gaihre
 
s2c-success-story-innobase.pdf
s2c-success-story-innobase.pdfs2c-success-story-innobase.pdf
s2c-success-story-innobase.pdfS2C Limited
 
s2c-prototypical-the-emergence-of-fpga-based-prototyping-for-soc-design.pdf
s2c-prototypical-the-emergence-of-fpga-based-prototyping-for-soc-design.pdfs2c-prototypical-the-emergence-of-fpga-based-prototyping-for-soc-design.pdf
s2c-prototypical-the-emergence-of-fpga-based-prototyping-for-soc-design.pdfS2C Limited
 
SCFE 2020 OpenCAPI presentation as part of OpenPWOER Tutorial
SCFE 2020 OpenCAPI presentation as part of OpenPWOER TutorialSCFE 2020 OpenCAPI presentation as part of OpenPWOER Tutorial
SCFE 2020 OpenCAPI presentation as part of OpenPWOER TutorialGanesan Narayanasamy
 
Glimworm 21 11-13 (1)
Glimworm 21 11-13 (1)Glimworm 21 11-13 (1)
Glimworm 21 11-13 (1)Paul Hopton
 
Design of Software for Embedded Systems
Design of Software for Embedded SystemsDesign of Software for Embedded Systems
Design of Software for Embedded SystemsPeter Tröger
 

Ähnlich wie FPGA Digital Design Training on SDR Systems (20)

EDA
EDAEDA
EDA
 
Ackelware sl
Ackelware slAckelware sl
Ackelware sl
 
System On Chip
System On ChipSystem On Chip
System On Chip
 
Offline Voice Control
Offline Voice ControlOffline Voice Control
Offline Voice Control
 
FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusion
 
Taking the BeagleBone Cookbook recipes beyond BeagleBone Black
Taking the BeagleBone Cookbook recipes beyond BeagleBone BlackTaking the BeagleBone Cookbook recipes beyond BeagleBone Black
Taking the BeagleBone Cookbook recipes beyond BeagleBone Black
 
Detailed Cv
Detailed CvDetailed Cv
Detailed Cv
 
Electronic Hardware Design with FPGA
Electronic Hardware Design with FPGAElectronic Hardware Design with FPGA
Electronic Hardware Design with FPGA
 
Computing Without Computers - Oct08
Computing Without Computers - Oct08Computing Without Computers - Oct08
Computing Without Computers - Oct08
 
Reconfigurable ICs
Reconfigurable ICsReconfigurable ICs
Reconfigurable ICs
 
Programmable ics
Programmable icsProgrammable ics
Programmable ics
 
CSE 690 Internship at NIKE Inc Final Report
CSE 690 Internship at NIKE Inc Final ReportCSE 690 Internship at NIKE Inc Final Report
CSE 690 Internship at NIKE Inc Final Report
 
FPGA Design Challenges
FPGA Design ChallengesFPGA Design Challenges
FPGA Design Challenges
 
s2c-success-story-innobase.pdf
s2c-success-story-innobase.pdfs2c-success-story-innobase.pdf
s2c-success-story-innobase.pdf
 
s2c-prototypical-the-emergence-of-fpga-based-prototyping-for-soc-design.pdf
s2c-prototypical-the-emergence-of-fpga-based-prototyping-for-soc-design.pdfs2c-prototypical-the-emergence-of-fpga-based-prototyping-for-soc-design.pdf
s2c-prototypical-the-emergence-of-fpga-based-prototyping-for-soc-design.pdf
 
Research Paper
Research PaperResearch Paper
Research Paper
 
SCFE 2020 OpenCAPI presentation as part of OpenPWOER Tutorial
SCFE 2020 OpenCAPI presentation as part of OpenPWOER TutorialSCFE 2020 OpenCAPI presentation as part of OpenPWOER Tutorial
SCFE 2020 OpenCAPI presentation as part of OpenPWOER Tutorial
 
Glimworm 21 11-13 (1)
Glimworm 21 11-13 (1)Glimworm 21 11-13 (1)
Glimworm 21 11-13 (1)
 
Design of Software for Embedded Systems
Design of Software for Embedded SystemsDesign of Software for Embedded Systems
Design of Software for Embedded Systems
 
2007 - nxp chliopanos
2007 - nxp chliopanos2007 - nxp chliopanos
2007 - nxp chliopanos
 

Mehr von anishgoel

Computer Organization
Computer OrganizationComputer Organization
Computer Organizationanishgoel
 
Learning vhdl by examples
Learning vhdl by examplesLearning vhdl by examples
Learning vhdl by examplesanishgoel
 
Dot matrix module interface wit Raspberry Pi
Dot matrix module interface wit Raspberry PiDot matrix module interface wit Raspberry Pi
Dot matrix module interface wit Raspberry Pianishgoel
 
Input interface with Raspberry pi
Input interface with Raspberry piInput interface with Raspberry pi
Input interface with Raspberry pianishgoel
 
Learning Python for Raspberry Pi
Learning Python for Raspberry PiLearning Python for Raspberry Pi
Learning Python for Raspberry Pianishgoel
 
Raspberry Pi
Raspberry PiRaspberry Pi
Raspberry Pianishgoel
 
learning vhdl by examples
learning vhdl by exampleslearning vhdl by examples
learning vhdl by examplesanishgoel
 
digital design of communication systems
digital design of communication systemsdigital design of communication systems
digital design of communication systemsanishgoel
 
Rtos concepts
Rtos conceptsRtos concepts
Rtos conceptsanishgoel
 
8051 Microcontroller Timer
8051 Microcontroller Timer8051 Microcontroller Timer
8051 Microcontroller Timeranishgoel
 
8051 Microcontroller I/O ports
8051 Microcontroller I/O ports8051 Microcontroller I/O ports
8051 Microcontroller I/O portsanishgoel
 
Serial Communication Interfaces
Serial Communication InterfacesSerial Communication Interfaces
Serial Communication Interfacesanishgoel
 
Embedded systems ppt iv part d
Embedded systems ppt iv   part dEmbedded systems ppt iv   part d
Embedded systems ppt iv part danishgoel
 
Embedded systems ppt iv part c
Embedded systems ppt iv   part cEmbedded systems ppt iv   part c
Embedded systems ppt iv part canishgoel
 
Embedded systems ppt iv part b
Embedded systems ppt iv   part bEmbedded systems ppt iv   part b
Embedded systems ppt iv part banishgoel
 
Embedded systems ppt ii
Embedded systems ppt iiEmbedded systems ppt ii
Embedded systems ppt iianishgoel
 
Embedded systems ppt iii
Embedded systems ppt iiiEmbedded systems ppt iii
Embedded systems ppt iiianishgoel
 
Embedded systems ppt iv part a
Embedded systems ppt iv   part aEmbedded systems ppt iv   part a
Embedded systems ppt iv part aanishgoel
 
Embedded systems ppt i
Embedded systems ppt iEmbedded systems ppt i
Embedded systems ppt ianishgoel
 

Mehr von anishgoel (20)

Computer Organization
Computer OrganizationComputer Organization
Computer Organization
 
Learning vhdl by examples
Learning vhdl by examplesLearning vhdl by examples
Learning vhdl by examples
 
Dot matrix module interface wit Raspberry Pi
Dot matrix module interface wit Raspberry PiDot matrix module interface wit Raspberry Pi
Dot matrix module interface wit Raspberry Pi
 
Input interface with Raspberry pi
Input interface with Raspberry piInput interface with Raspberry pi
Input interface with Raspberry pi
 
Learning Python for Raspberry Pi
Learning Python for Raspberry PiLearning Python for Raspberry Pi
Learning Python for Raspberry Pi
 
Raspberry Pi
Raspberry PiRaspberry Pi
Raspberry Pi
 
learning vhdl by examples
learning vhdl by exampleslearning vhdl by examples
learning vhdl by examples
 
digital design of communication systems
digital design of communication systemsdigital design of communication systems
digital design of communication systems
 
Rtos concepts
Rtos conceptsRtos concepts
Rtos concepts
 
8051 Microcontroller Timer
8051 Microcontroller Timer8051 Microcontroller Timer
8051 Microcontroller Timer
 
8051 Microcontroller I/O ports
8051 Microcontroller I/O ports8051 Microcontroller I/O ports
8051 Microcontroller I/O ports
 
Serial Communication Interfaces
Serial Communication InterfacesSerial Communication Interfaces
Serial Communication Interfaces
 
Embedded systems ppt iv part d
Embedded systems ppt iv   part dEmbedded systems ppt iv   part d
Embedded systems ppt iv part d
 
Embedded systems ppt iv part c
Embedded systems ppt iv   part cEmbedded systems ppt iv   part c
Embedded systems ppt iv part c
 
Embedded systems ppt iv part b
Embedded systems ppt iv   part bEmbedded systems ppt iv   part b
Embedded systems ppt iv part b
 
Embedded systems ppt ii
Embedded systems ppt iiEmbedded systems ppt ii
Embedded systems ppt ii
 
Embedded systems ppt iii
Embedded systems ppt iiiEmbedded systems ppt iii
Embedded systems ppt iii
 
Embedded systems ppt iv part a
Embedded systems ppt iv   part aEmbedded systems ppt iv   part a
Embedded systems ppt iv part a
 
Embedded systems ppt i
Embedded systems ppt iEmbedded systems ppt i
Embedded systems ppt i
 
Cpld fpga
Cpld fpgaCpld fpga
Cpld fpga
 

Kürzlich hochgeladen

US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionMebane Rash
 
Transport layer issues and challenges - Guide
Transport layer issues and challenges - GuideTransport layer issues and challenges - Guide
Transport layer issues and challenges - GuideGOPINATHS437943
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024Mark Billinghurst
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncssuser2ae721
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating SystemRashmi Bhat
 
Internet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptxInternet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptxVelmuruganTECE
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...asadnawaz62
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating SystemRashmi Bhat
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleAlluxio, Inc.
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort servicejennyeacort
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substationstephanwindworld
 
NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...
NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...
NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...Amil Baba Dawood bangali
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxk795866
 
The SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsThe SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsDILIPKUMARMONDAL6
 
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfgUnit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfgsaravananr517913
 
welding defects observed during the welding
welding defects observed during the weldingwelding defects observed during the welding
welding defects observed during the weldingMuhammadUzairLiaqat
 
Vishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documentsVishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documentsSachinPawar510423
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvLewisJB
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
 
Industrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.pptIndustrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.pptNarmatha D
 

Kürzlich hochgeladen (20)

US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of Action
 
Transport layer issues and challenges - Guide
Transport layer issues and challenges - GuideTransport layer issues and challenges - Guide
Transport layer issues and challenges - Guide
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating System
 
Internet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptxInternet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptx
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating System
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substation
 
NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...
NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...
NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
 
The SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsThe SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teams
 
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfgUnit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
 
welding defects observed during the welding
welding defects observed during the weldingwelding defects observed during the welding
welding defects observed during the welding
 
Vishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documentsVishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documents
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
Industrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.pptIndustrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.ppt
 

FPGA Digital Design Training on SDR Systems

  • 1. Short Term Training Program on “FPGA Based Digital Systems with Application to SDR in Cognitive Environment” Introduction to Digital Design with FPGAs Prof. Anish Goel
  • 2. What’s in the Programme  Theory/Knowledge  Experiments  Hands-On Sessions  Case Studies  Quizzes  Key contacts  Query Sessions  Beyond the course  Nutcrackers  Teaching/Learning 2 Digital Design with FPGAs Prof.Anish Goel
  • 3. Schedule of the Programme 3 Digital Design with FPGAs Prof.Anish Goel Monday 5th Oct STTP Module Venue 9 -9.30 Registration Room No 304 9.30- 11.30 Introduction to topic Room No 304 11.30-12.00 Formal Inaugural & Tea Break Room No 304 12.00 - 1.00 Lab I Room No 405 & 406 1.00 - 2.00 Lunch 2.00 - 4.00 Lab II Room No 405 & 406 4.00 - 8.00 Extra Sessions/Discussions Room No 405 & 406 Tuesday 6th Oct 9.00 - 10.30 FPGA Based Comm. Systems Room No 304 10.30 - 11. 00 Tea Break Room No 304 11.00 - 12.00 Lab III Room No 405 & 406 12.00-1.00 Lab IV Room No 405 & 406 1.00 - 2.00 Lunch 2.00 - 4.00 Lab V Room No 405 & 406 4.00 - 8.00 Extra Sessions/Discussions Room No 405 & 406
  • 4. Learning Cycle in our STTP Lectures Case Studies Lab Sessions Extra Classes Assignm ents Software Leaning System Design 4 Digital Design with FPGAs Prof.Anish Goel
  • 5. Possible Outcomes of STTP Knowledge Practice Attitude & Aptitude Wave of Interest and Fun learning Stay Happy! Stay Blessed! Danger Bouncer, Hectic, Bla Bla Bla WARNING !!! DO NOT PROCEED Proper Attitude 5 Digital Design with FPGAs Prof.Anish Goel
  • 6. Head-start Here Digital Design using FPGA’s  Any circuit capable of processing Digital Data is termed as a digital system.  A system is a black box with inputs and outputs and a relation between them. Human Brain (processing data for Participants not listening to my lecture) Inputs (Senses) Outputs (Actions) Start Singing ? Make them Sleep? Walk Away? 6 Digital Design with FPGAs Prof.Anish Goel
  • 7. Anyways Examples in Our World for systems  Automobile Engine  VCD player  Computer  Smartphone  Audio System  Pen Drive  Internet  Whatever else 7 Digital Design with FPGAs Prof.Anish Goel
  • 8. Digital and Analog A m p l i t u d e TimeT1 T2 T3 8 Digital Design with FPGAs Prof.Anish Goel
  • 9. Realistic & Non-Realistic Signal 9 Digital Design with FPGAs Prof.Anish Goel
  • 10. A little Push Helps 10 Digital Design with FPGAs Prof.Anish Goel
  • 11. Digital Systems  So digital systems are the ones that understand and process digital/discrete data.  We use only binary digital systems.  Lot of research on Ternary and Quaternary Systems is being carried out.  But if you try to increase the number of discrete levels then ultimately you would arrive at analog systems.  In short binary digital systems are simple to understand, analyze and design. 11 Digital Design with FPGAs Prof.Anish Goel
  • 12. HDL (Hardware Description Language) Digital Systems Digital Systems A B C <= A.B Digital Systems B A C Binary OutputBinary Inputs 12 Digital Design with FPGAs Prof.Anish Goel
  • 13. Describe the Hardware Digital Systems Library ieee; Use ieee.std_logic_1164.all; EntityEntity DigitalSystemDigitalSystem isis 13 Digital Design with FPGAs Prof.Anish Goel B A C Digital Systems Binary OutputBinary Inputs Port (Port (a,ba,b: in bit;: in bit; c: out bit);c: out bit); end DigitalSystem; Architecture behav of DigitalSystem is A B Digital Systems C <= A.B Begin C <= a and b;C <= a and b; end behav;
  • 14. Microprocessors and ASIC’s  A microprocessor is a general purpose Digital System that can be programmed for any functionality.  For Eg.To implement For I = 1;I < 10; I ++ X(I) =Y(I) + Z(I) End  So the above code requires following in terms of hardware:  Adder  Counter  Registers  But the microprocessor will have lots of additional circuitry like arithmetic and logical circuits, memory interfaces, communication interfaces etc.  These circuits are required for implementing other functions depending on the code, but not required for our small code as above. 14 Digital Design with FPGAs Prof.Anish Goel
  • 15. Microprocessors and ASIC’s  In case where the circuit only needs to run the above code only, having a microprocessor would be like wastage of resources as most of its hardware remains unused.  Instead if we are able to design only required circuit that works efficiently then the system performance will increase.  Such a kind of circuit can be termed as Application Specific Integrated Circuit or ASIC in short.  FPGAs are the most common platform to implement ASIC due to their re-configurability and ease of use. 15 Digital Design with FPGAs Prof.Anish Goel
  • 16. Clear Difference! Microprocessors FPGAs Hardware is Already Present Program it ! Theirs no Hardware Create it ! 16 Digital Design with FPGAs Prof.Anish Goel
  • 17. Design Flow for ASIC (VLSI/CHIP) 17 Digital Design with FPGAs Prof.Anish Goel
  • 18. FPGA Design Flow 18 Digital Design with FPGAs Prof.Anish Goel
  • 19. Advantages of FPGA based Design  Rapid prototyping.  Real time results.  Simulation and design up-gradation possible.  Time to market reduces.  Re-configurability at any time.  Hardware updates possible in future. 19 Digital Design with FPGAs Prof.Anish Goel
  • 20. Case Study – Full adder design Full AdderB A C S Cout S = A xor B xor C S = (A and B) or (A and C) or (B and C) A B C S Cout 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1 20 Digital Design with FPGAs Prof.Anish Goel
  • 21. Nutcracker I 99 X 99 = ? 21 Digital Design with FPGAs Prof.Anish Goel
  • 22. Full adder Physical design flow 22 Digital Design with FPGAs Prof.Anish Goel
  • 23. Full Adder Circuit 23 Digital Design with FPGAs Prof.Anish Goel
  • 24. Full Adder Layout 24 Digital Design with FPGAs Prof.Anish Goel
  • 25. Nutcracker II 2 x 2 = ? 25 Digital Design with FPGAs Prof.Anish Goel
  • 26. Memory Based Digital Design Digital Design with FPGAs Prof.Anish Goel26 A B C 0 0 0 0 1 1 1 0 1 1 1 0 What’s in the Black Box ? Black Box A B C
  • 27. Memory Based Digital Design Digital Design with FPGAs Prof.Anish Goel27 A B C 0 0 1 0 1 0 1 0 1 1 1 1 What’s in the Black Box ? Black Box A B C
  • 28. Answer: Its memory (ROM) Digital Design with FPGAs Prof.Anish Goel28 0 1 1 0 A B C 2 Bit Address 1 bit Data
  • 29. Full Adder Design - FPGA library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity fa is Port ( a : in STD_LOGIC; b : in STD_LOGIC; cin : in STD_LOGIC; s : out STD_LOGIC; cout : out STD_LOGIC); end fa; architecture Behavioral of fa is begin s <= a xor b xor cin; cout <= (a and b) or (a and cin) or (b and cin); end Behavioral; 29 Digital Design with FPGAs Prof.Anish Goel
  • 30. Full Adder Synthesis (RTL) 30 Digital Design with FPGAs Prof.Anish Goel
  • 31. Full Adder Technology View 31 Digital Design with FPGAs Prof.Anish Goel
  • 32. FPGA already knows the output. It doesn’t calculate.  Consider a multiplier circuit that can be fed with 2 numbers in the range 1-4.  Thus there can be 16 combinations of the inputs.  For each combination the output is know as we know it’s a multiplier. A B A*B 1 1 1 1 2 2 1 3 3 1 4 4 2 1 2 2 2 4 2 3 6 2 4 8 3 1 3 3 2 6 3 3 9 3 4 12 4 1 4 4 2 8 4 3 12 4 4 16 32 Digital Design with FPGAs Prof.Anish Goel
  • 33. FPGA Highlights  A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing – hence “field-programmable".  Technically speaking, an FPGA can be used to solve any problem which is computable.  Another trend on the usage of FPGAs is hardware acceleration, where one can use the FPGA to accelerate certain parts of an algorithm and share part of the computation between the FPGA and a generic processor. 33 Digital Design with FPGAs Prof.Anish Goel
  • 34. Common FPGA Applications 34 Digital Design with FPGAs Prof.Anish Goel •Aerospace and Defense •Avionics/DO-254 •Communications •Missiles & Munitions •Secure Solutions •Space •Medical Electronics •ASIC Prototyping •Audio •Connectivity Solutions •Portable Electronics •Radio •Digital Signal Processing (DSP) •Automotive •High Resolution Video •Image Processing •Vehicle Networking and Connectivity •Automotive Infotainment •Broadcast •Real-TimeVideo Engine •EdgeQAM •Encoders •Displays •Switches and Routers •Consumer Electronics •Digital Displays •Digital Cameras •Multi-function Printers •Portable Electronics •Set-top Boxes •Data Center •Servers •Security •Routers •Switches
  • 35. More Applications 35 Digital Design with FPGAs Prof.Anish Goel •High Performance Computing •Servers •Super Computers •SIGINT Systems •High-end RADARs •High-end Beam Forming Systems •Data Mining Systems •Industrial •Industrial Imaging •Industrial Networking •Motor Control •Medical •Ultrasound •CT Scanner •MRI •X-ray •PET •Surgical Systems •Scientific Instruments •Lock-in amplifiers •Phase-locked loops •Security •Industrial Imaging •Secure Solutions •Video & Image Processing •High Resolution Video •Video Over IP Gateway •Digital Displays •Wired Communications •OpticalTransport Networks •Network Processing •Connectivity Interfaces •Wireless Communications •Baseband •Connectivity Interfaces •Mobile Backhaul •Radio
  • 36. FPGA – Products and Market  http://www.electronicsweekly.com/news/products/fpga- pld/fpgas-big-space-satellites-2015-04/  http://www.element14.com/community/docs/DOC- 13492/l/simplify-analog-channel-design-in-fpga-based-dso  http://www.marketsandmarkets.com/PressReleases/fpga.as p 36 Digital Design with FPGAs Prof.Anish Goel
  • 37. Conclusion  Digital Design using FPGAs required knowledge of Digital Logic to design but ultimately implemented in generic logic like memory or LUT.  FPGA is a reconfigurable hardware that can be updated just like OS (Android/Windows) provides software updates.  VLSI technology is already on the verge of saturation in terms of Frequency of Operation and Device Size, hence industry has started focusing more on Architecture based enhancements. 37 Digital Design with FPGAs Prof.Anish Goel
  • 38. Disclaimer ! 38 Digital Design with FPGAs Prof.Anish Goel
  • 39. Disclaimer !  The data/material/information presented here are based on learning from books, internet, experience and studies. This programme aims to guide you along the lines of learning and provides you with the same environment for a short span. Please read the study material and references carefully. 39 Digital Design with FPGAs Prof.Anish Goel