SlideShare ist ein Scribd-Unternehmen logo
1 von 2
Downloaden Sie, um offline zu lesen
RIGHT PAGE FOOTER HERE	 25
Resumé—2-Page Professional MS Resumé Sample
Yijun (Yvonne) Wong
U.S. Permanent Resident
1234 Engineering Hall, Madison, WI 53706
608/123-4567, student@cae.wisc.edu
Objective
Advanced computer architecture, particularly in logic and architectural design.
VLSI design, board-level design, and accompanying layout and interfacing.
Education
University of Wisconsin-Madison
M.S. Electrical Engineering, expected May 20XX
• GPA: 3.83/4.0
• Advisor: Professor Roberto Sangiovanni
• Thesis: ..............................................
University of Wisconsin-Madison
B.S. Electrical Engineering, August 20XX
• Computer Engineering Option, GPA 3.51/4.0
Experience
University of Wisconsin-Madison, Dept. of Electrical & Computer Engineering
Teaching Assistant, September 20XX—present
• Taught introductory electronic circuits to 60 general engineering students.
• Lectured, developed exams, and distributed grades.
Astronautics Corp. of America, Madison, WI
Project Engineer, January 20XX—August 20XX
• With team of seven, designed, built, and debugged the CPU of the
• Astronautics ZS-1 supercomputer.
• Designed the 300 MHzECL Master Clock Oscillator boards and
• clock distribution tree.
• Developed specifications of an I/O device for 100MB/s transfers;
• high-speed TTL and ECL signal behavior on transmission lines.
Certain Solutions (self-employed), Madison, WI
Engineering Consultant, March 20XX - present
• Solved noise-related printed circuit board problems for area firms
• Developed improved board layout design rules.
Research Interests & Projects
Design, fabrication and testing of real-time VLSI cache simulator. This is a c3000
transistor hardware monitor that computes would-be cache hit rates for a variety
of cache types in parallel. The chip is currently being fabricated by MOSIS.
Designed a voice synthesis project in a computer projects course.
Received the Davis Award for Projects in Control Systems, October 20XX.

◆
ECS TIPS



Trebuchet MS font
style with 10 point
font size, except
for name (18 pt.)
and section headers
(12 pt.).
	 ◆ Margins should
be between
¾˝ and 1˝.
	 ◆ Allow enough
“white space”
for note-taking
and easy visual
scanning.

➥
Provide preferred first
name if different from
given name. Include
U.S. citizenship or
permanent residency
with“international-
sounding” names.
(Continued on the next page)
SAMPLE ResuméS	 25
26	 LEFT PAGE FOOTER HERE
Yijun (Yvonne) Wong
2 of 2
Skills
Languages
• Proficient programming in C++.
• Significant experience with Pascal, FORTRAN, Modula II, BASIC,
• PL/I, and Clairon high-level languages.
• ZS-1, VAX, 68000, 80x86, Data General MV-10000,
• and other assembly languages.
Systems
• Ten years experience with UNIX.
• Two years experience as system manager, running Data General AOS/VS.
• Expert knowledge of MS-DOS and DR-DOS performance optimization/
• memory management.
CAD Tools
• Extensive experience with Valid Logic design tools for schematic capture,
• simulation, timing verification, packaging and placement.
• Extensive experience with the Magic VLSI design editor and IRSIM
• simulator. Experienced with Espresso, MISII, BDsyn, Cosmos, Cafe, Nova,
• Xdp, Spice, Micro-Logic II, Auto Sketch, MathCAD, and Minitab.
Publications  Presentations
Lee, B., Y. Wong, “RACE: A hardware monitor for Real-Time Architectural Cache
Evaluation Systems,” submitted for publication.
Sangiovanni, R., B. Lee, Y. Wong, G.E. Dermer, “The ZS-1 Central Processor,”
presented at the Second International Conference on Architectural Support for
Languages and Operating Systems (ASPROS II), IEEE/ACM (March), Palo Alto,
California, 20XX.
References
Professor Roberto Sangiovanni
Dept. of Electrical  Computer Engineering	
University of Wisconsin-Madison
1234 Engineering Dr.					
Madison, WI 53706					
sprofessor@engr.wisc.edu				
608/123-4567 or 608/987-6543
Professor Lee Park
University of Wisconsin-Madison
1234 Engineering Dr.
Madison, WI 53706
professor@wisc.edu
608/123-4567
Dr. Atul Parikh, Manager
Astronautics Corp. of America
544 Research Park
Madison, WI 53711
employer@company.com
608/123-4567

➥ When space permits,
list references as
last resumé section,
instead of using an
addendum page for
references.

Use header or
footer that includes
name and page
number for 2- to
3-page resumés.
➥
NOTE: Two-page resumés are never printed back-to-back. Use two separate pieces of paper.
26	 SAMPLE ResuméS

Weitere ähnliche Inhalte

Ähnlich wie Resumems

Siva Resume
Siva ResumeSiva Resume
Siva ResumeSiva S
 
Resume_HaoranWang
Resume_HaoranWangResume_HaoranWang
Resume_HaoranWangHaoran Wang
 
Resume_07_29_2016
Resume_07_29_2016Resume_07_29_2016
Resume_07_29_2016Timothy Vis
 
Ishan Vaid resume.(1)
Ishan Vaid resume.(1)Ishan Vaid resume.(1)
Ishan Vaid resume.(1)Ishan Vaid
 
Karthick_new_updated
Karthick_new_updatedKarthick_new_updated
Karthick_new_updatedKarthick M S
 
Resume_Yafei Si
Resume_Yafei SiResume_Yafei Si
Resume_Yafei SiSi Yafei
 
Xiaoxin_Resume_combined_NCL
Xiaoxin_Resume_combined_NCLXiaoxin_Resume_combined_NCL
Xiaoxin_Resume_combined_NCLXiaoxin Ren
 
John Baskette - Resume 2014S S1616s 52815
John Baskette - Resume 2014S S1616s 52815John Baskette - Resume 2014S S1616s 52815
John Baskette - Resume 2014S S1616s 52815John Baskette
 
Rohit_Pandit_Resume
Rohit_Pandit_ResumeRohit_Pandit_Resume
Rohit_Pandit_ResumeRohit Pandit
 
Manjinder Kaur Kaura's Resume
Manjinder Kaur  Kaura's ResumeManjinder Kaur  Kaura's Resume
Manjinder Kaur Kaura's ResumeManjinder Kaura
 
Computer New Resume Nd
Computer New Resume NdComputer New Resume Nd
Computer New Resume Ndnancysl
 

Ähnlich wie Resumems (20)

Siva Resume
Siva ResumeSiva Resume
Siva Resume
 
ravindra singh cv
ravindra singh cvravindra singh cv
ravindra singh cv
 
scottjgriffith_CV
scottjgriffith_CVscottjgriffith_CV
scottjgriffith_CV
 
Meek_Resume
Meek_ResumeMeek_Resume
Meek_Resume
 
Resume_HaoranWang
Resume_HaoranWangResume_HaoranWang
Resume_HaoranWang
 
Zachs CPE resume
Zachs CPE resumeZachs CPE resume
Zachs CPE resume
 
Resume_07_29_2016
Resume_07_29_2016Resume_07_29_2016
Resume_07_29_2016
 
Ishan Vaid resume.(1)
Ishan Vaid resume.(1)Ishan Vaid resume.(1)
Ishan Vaid resume.(1)
 
Karthick_new_updated
Karthick_new_updatedKarthick_new_updated
Karthick_new_updated
 
Resume
ResumeResume
Resume
 
Resume_Yafei Si
Resume_Yafei SiResume_Yafei Si
Resume_Yafei Si
 
Karthik CV2
Karthik CV2Karthik CV2
Karthik CV2
 
Xiaoxin_Resume_combined_NCL
Xiaoxin_Resume_combined_NCLXiaoxin_Resume_combined_NCL
Xiaoxin_Resume_combined_NCL
 
John Baskette - Resume 2014S S1616s 52815
John Baskette - Resume 2014S S1616s 52815John Baskette - Resume 2014S S1616s 52815
John Baskette - Resume 2014S S1616s 52815
 
Rohit_Pandit_Resume
Rohit_Pandit_ResumeRohit_Pandit_Resume
Rohit_Pandit_Resume
 
vikash kumar
vikash kumarvikash kumar
vikash kumar
 
Manjinder Kaur Kaura's Resume
Manjinder Kaur  Kaura's ResumeManjinder Kaur  Kaura's Resume
Manjinder Kaur Kaura's Resume
 
SAKSHI SINGH1
SAKSHI SINGH1SAKSHI SINGH1
SAKSHI SINGH1
 
Thakor Resume
Thakor ResumeThakor Resume
Thakor Resume
 
Computer New Resume Nd
Computer New Resume NdComputer New Resume Nd
Computer New Resume Nd
 

Resumems

  • 1. RIGHT PAGE FOOTER HERE 25 Resumé—2-Page Professional MS Resumé Sample Yijun (Yvonne) Wong U.S. Permanent Resident 1234 Engineering Hall, Madison, WI 53706 608/123-4567, student@cae.wisc.edu Objective Advanced computer architecture, particularly in logic and architectural design. VLSI design, board-level design, and accompanying layout and interfacing. Education University of Wisconsin-Madison M.S. Electrical Engineering, expected May 20XX • GPA: 3.83/4.0 • Advisor: Professor Roberto Sangiovanni • Thesis: .............................................. University of Wisconsin-Madison B.S. Electrical Engineering, August 20XX • Computer Engineering Option, GPA 3.51/4.0 Experience University of Wisconsin-Madison, Dept. of Electrical & Computer Engineering Teaching Assistant, September 20XX—present • Taught introductory electronic circuits to 60 general engineering students. • Lectured, developed exams, and distributed grades. Astronautics Corp. of America, Madison, WI Project Engineer, January 20XX—August 20XX • With team of seven, designed, built, and debugged the CPU of the • Astronautics ZS-1 supercomputer. • Designed the 300 MHzECL Master Clock Oscillator boards and • clock distribution tree. • Developed specifications of an I/O device for 100MB/s transfers; • high-speed TTL and ECL signal behavior on transmission lines. Certain Solutions (self-employed), Madison, WI Engineering Consultant, March 20XX - present • Solved noise-related printed circuit board problems for area firms • Developed improved board layout design rules. Research Interests & Projects Design, fabrication and testing of real-time VLSI cache simulator. This is a c3000 transistor hardware monitor that computes would-be cache hit rates for a variety of cache types in parallel. The chip is currently being fabricated by MOSIS. Designed a voice synthesis project in a computer projects course. Received the Davis Award for Projects in Control Systems, October 20XX. ◆ ECS TIPS Trebuchet MS font style with 10 point font size, except for name (18 pt.) and section headers (12 pt.). ◆ Margins should be between ¾˝ and 1˝. ◆ Allow enough “white space” for note-taking and easy visual scanning. ➥ Provide preferred first name if different from given name. Include U.S. citizenship or permanent residency with“international- sounding” names. (Continued on the next page) SAMPLE ResuméS 25
  • 2. 26 LEFT PAGE FOOTER HERE Yijun (Yvonne) Wong 2 of 2 Skills Languages • Proficient programming in C++. • Significant experience with Pascal, FORTRAN, Modula II, BASIC, • PL/I, and Clairon high-level languages. • ZS-1, VAX, 68000, 80x86, Data General MV-10000, • and other assembly languages. Systems • Ten years experience with UNIX. • Two years experience as system manager, running Data General AOS/VS. • Expert knowledge of MS-DOS and DR-DOS performance optimization/ • memory management. CAD Tools • Extensive experience with Valid Logic design tools for schematic capture, • simulation, timing verification, packaging and placement. • Extensive experience with the Magic VLSI design editor and IRSIM • simulator. Experienced with Espresso, MISII, BDsyn, Cosmos, Cafe, Nova, • Xdp, Spice, Micro-Logic II, Auto Sketch, MathCAD, and Minitab. Publications Presentations Lee, B., Y. Wong, “RACE: A hardware monitor for Real-Time Architectural Cache Evaluation Systems,” submitted for publication. Sangiovanni, R., B. Lee, Y. Wong, G.E. Dermer, “The ZS-1 Central Processor,” presented at the Second International Conference on Architectural Support for Languages and Operating Systems (ASPROS II), IEEE/ACM (March), Palo Alto, California, 20XX. References Professor Roberto Sangiovanni Dept. of Electrical Computer Engineering University of Wisconsin-Madison 1234 Engineering Dr. Madison, WI 53706 sprofessor@engr.wisc.edu 608/123-4567 or 608/987-6543 Professor Lee Park University of Wisconsin-Madison 1234 Engineering Dr. Madison, WI 53706 professor@wisc.edu 608/123-4567 Dr. Atul Parikh, Manager Astronautics Corp. of America 544 Research Park Madison, WI 53711 employer@company.com 608/123-4567 ➥ When space permits, list references as last resumé section, instead of using an addendum page for references. Use header or footer that includes name and page number for 2- to 3-page resumés. ➥ NOTE: Two-page resumés are never printed back-to-back. Use two separate pieces of paper. 26 SAMPLE ResuméS