SlideShare ist ein Scribd-Unternehmen logo
1 von 10
Downloaden Sie, um offline zu lesen
Chapter2: Boolean Algebra and Logic
Gates
Lecture5- Positive and Negative Logic
Engr. Arshad Nazir, Asst Prof
Dept of Electrical Engineering
SEECS 1
Fall 2022
Objectives
• Study Positive and Negative Logic
• Integrated Circuits
• Digital Logic Families
2
Fall 2022
Positive and Negative Logic
• Binary signals in a circuit can have one of two values.
 One signal represents logic-1 and the other logic-0.
• A circuit input or output will hold either a high or low signal.
 Choosing the high level, H, to represent logic-1 is called a positive
logic system.
 Choosing the low level, L, to represent logic-1 is called a negative
logic system
Fall 2022 3
Positive and Negative Logic gates
Fall 2022 4
Integrated Circuits
• An integrated circuit (IC) is a silicon semiconductor crystal, called a
chip, containing the electronic components for constructing digital
gates.
 Gates are interconnected within the chip to form the required
circuit
 The IC is housed inside a ceramic or plastic container with
connections welded to external pins
 There can be 14 to several thousand pins on a chip
 Each IC has a numeric designation printed on the surface for
identification. The number can be looked up in catalogs (paper
and electronic) that contain descriptions and information about
the IC
Fall 2022 5
Levels of Integration
• ICs are categorized by the number of gates that they contain in them:
 Small-scale integration (SSI) devices contain several (usually less than 10)
independent gates in a single package. Early 60’s
 Medium-scale integration (MSI) devices include 10 to 1000 gates in a single package,
used to perform elementary digital operations. Late 60’s
 Large-scale integration (LSI) devices contain thousands of gates in a single package,
used in processors, memory chips, and programmable logic devices. Mid 70’s
 Very Large-scale integration (VLSI) devices contain hundreds of thousands of gates in
a single package, used in large memory arrays and complex microcomputer chips.
80’s
 Ultra Large-scale integration (ULSI) devices contain millions of gates in a single
package. 90’s and 00’s
 Giga-scale integration (GSI) devices contain hundreds of millions of gates in a single
package.
 Tera-scale integration (TSI) devices contain millions of millions of gates in a single
package.
Fall 2022 6
Digital Logic Families
• ICs are also classified by the specific circuit technology (digital logic
family) that they belong to:
 Transistor-transistor logic (TTL) is a standard.
 Emitter-coupled logic (ECL) is used in high-speed operation.
 Metal-oxide semiconductor (MOS) is used for high component
density.
 Complementary metal-oxide semiconductor (CMOS) is used in
low power consumption.
 Diode-Transistor Logic (DTL) being obsolete not used these days.
 Resistor-Transistor Logic (RTL) not used these days.
Fall 2022 7
Logic Family Characteristics
• Digital logic families are usually compared by the following
characteristics:
 Fan-out specifies the number of standard loads that the output of
a gate can drive without impairing its normal operation or it
specifies the amount of current that an output needs to drive
many input pins on other gates.
 Fan-in is the number of inputs available in a gate.
 Power dissipation is the power consumed by the gate.
 Propagation delay is the average delay time for the signal to
propagate from input to output.
 Noise margin is the maximum external noise voltage added to an
input signal that does not cause an undesirable change in the
circuit output.
 Reliability is the long-term success factor of the IC.
Fall 2022 8
Integrated Circuits Design
• Why is it better to have more gates on a single chip?
 Easier to build systems
 Less power consumption
 Higher clock frequencies
• What are the drawbacks of large circuits?
 Complex to design
 Chips have design constraints
 Need tools to help develop integrated circuits
• Need tools to help develop integrated circuits
 Computer Aided Design (CAD) tools
 Automate tedious steps of design process
 Hardware description language (HDL) describe circuits
Fall 2022 9
The End
10
Fall 2022

Weitere ähnliche Inhalte

Was ist angesagt?

Emitter Coupled Logic (ECL)
Emitter Coupled Logic (ECL)Emitter Coupled Logic (ECL)
Emitter Coupled Logic (ECL)shahin kadir
 
Transistor Transistor Logic
Transistor Transistor LogicTransistor Transistor Logic
Transistor Transistor Logicsurat murthy
 
Minimum mode and Maximum mode Configuration in 8086
Minimum mode and Maximum mode Configuration in 8086Minimum mode and Maximum mode Configuration in 8086
Minimum mode and Maximum mode Configuration in 8086Jismy .K.Jose
 
Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder Bharti Airtel Ltd.
 
8086 Interrupts & With DOS and BIOS by vijay
8086 Interrupts &  With DOS and BIOS  by vijay8086 Interrupts &  With DOS and BIOS  by vijay
8086 Interrupts & With DOS and BIOS by vijayVijay Kumar
 
Mos transistor
Mos transistorMos transistor
Mos transistorMurali Rai
 
digital logic_families
digital logic_familiesdigital logic_families
digital logic_familiesPatel Jay
 
SHIFT REGISTERS
SHIFT REGISTERSSHIFT REGISTERS
SHIFT REGISTERSkumari36
 
Communication Interface of The Embedded Systems
Communication Interface of The Embedded Systems Communication Interface of The Embedded Systems
Communication Interface of The Embedded Systems VijayKumar5738
 
NAS-Unit-5_Two Port Networks
NAS-Unit-5_Two Port NetworksNAS-Unit-5_Two Port Networks
NAS-Unit-5_Two Port NetworksHussain K
 
Digital System Design Basics
Digital System Design BasicsDigital System Design Basics
Digital System Design Basicsanishgoel
 

Was ist angesagt? (20)

Memory interfacing
Memory interfacingMemory interfacing
Memory interfacing
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
Emitter Coupled Logic (ECL)
Emitter Coupled Logic (ECL)Emitter Coupled Logic (ECL)
Emitter Coupled Logic (ECL)
 
Transistor Transistor Logic
Transistor Transistor LogicTransistor Transistor Logic
Transistor Transistor Logic
 
Minimum mode and Maximum mode Configuration in 8086
Minimum mode and Maximum mode Configuration in 8086Minimum mode and Maximum mode Configuration in 8086
Minimum mode and Maximum mode Configuration in 8086
 
8051 block diagram
8051 block diagram8051 block diagram
8051 block diagram
 
Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder
 
8255 PPI
8255 PPI8255 PPI
8255 PPI
 
8086 Interrupts & With DOS and BIOS by vijay
8086 Interrupts &  With DOS and BIOS  by vijay8086 Interrupts &  With DOS and BIOS  by vijay
8086 Interrupts & With DOS and BIOS by vijay
 
Mos transistor
Mos transistorMos transistor
Mos transistor
 
digital logic_families
digital logic_familiesdigital logic_families
digital logic_families
 
Logic families
Logic  familiesLogic  families
Logic families
 
SHIFT REGISTERS
SHIFT REGISTERSSHIFT REGISTERS
SHIFT REGISTERS
 
Communication Interface of The Embedded Systems
Communication Interface of The Embedded Systems Communication Interface of The Embedded Systems
Communication Interface of The Embedded Systems
 
Decoders
DecodersDecoders
Decoders
 
8255 presentaion.ppt
8255 presentaion.ppt8255 presentaion.ppt
8255 presentaion.ppt
 
Microprocessor ppt
Microprocessor pptMicroprocessor ppt
Microprocessor ppt
 
NAS-Unit-5_Two Port Networks
NAS-Unit-5_Two Port NetworksNAS-Unit-5_Two Port Networks
NAS-Unit-5_Two Port Networks
 
Digital System Design Basics
Digital System Design BasicsDigital System Design Basics
Digital System Design Basics
 
Zigbee Presentation
Zigbee PresentationZigbee Presentation
Zigbee Presentation
 

Ähnlich wie Boolean Algebra and Logic Gates Lecture

Digital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationDigital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationAmber Bhaumik
 
Presentation mpt68825 digital_electronics_introduction_1448281987_175
Presentation mpt68825 digital_electronics_introduction_1448281987_175Presentation mpt68825 digital_electronics_introduction_1448281987_175
Presentation mpt68825 digital_electronics_introduction_1448281987_175SubhajitDas253440
 
Computer Organization and Design Chapter1
 Computer Organization and Design Chapter1 Computer Organization and Design Chapter1
Computer Organization and Design Chapter1mahesh kumar prajapat
 
A Variety Of Top Quality Aerated And IDT Integrated Circuits Of Use In Variou...
A Variety Of Top Quality Aerated And IDT Integrated Circuits Of Use In Variou...A Variety Of Top Quality Aerated And IDT Integrated Circuits Of Use In Variou...
A Variety Of Top Quality Aerated And IDT Integrated Circuits Of Use In Variou...expess-technology
 
FPGA Based Digital Logic Circuits Operation for Beginners
FPGA Based Digital Logic Circuits Operation for BeginnersFPGA Based Digital Logic Circuits Operation for Beginners
FPGA Based Digital Logic Circuits Operation for Beginnersijtsrd
 
A Range Of Excellent IDT And Altera Integrated Circuits For Usage In Many App...
A Range Of Excellent IDT And Altera Integrated Circuits For Usage In Many App...A Range Of Excellent IDT And Altera Integrated Circuits For Usage In Many App...
A Range Of Excellent IDT And Altera Integrated Circuits For Usage In Many App...expess-technology
 
Digital Electronic and it application
Digital Electronic and it applicationDigital Electronic and it application
Digital Electronic and it applicationApurbo Datta
 
Definition of digital circuit
Definition of digital circuit Definition of digital circuit
Definition of digital circuit JohnVule
 
IDT Integrated Circuit Distributor With Best Quality Ics For Use In Various A...
IDT Integrated Circuit Distributor With Best Quality Ics For Use In Various A...IDT Integrated Circuit Distributor With Best Quality Ics For Use In Various A...
IDT Integrated Circuit Distributor With Best Quality Ics For Use In Various A...expess-technology
 
DIGITAL IC TESTER USING UNIVERSAL GATES.pptx
DIGITAL IC TESTER USING UNIVERSAL GATES.pptxDIGITAL IC TESTER USING UNIVERSAL GATES.pptx
DIGITAL IC TESTER USING UNIVERSAL GATES.pptxAshish Sadavarti
 
An Introduction to Semiconductors and Intel
An Introduction to Semiconductors and IntelAn Introduction to Semiconductors and Intel
An Introduction to Semiconductors and IntelDESMOND YUEN
 
Ch 1 Introduction(1).docx
Ch 1 Introduction(1).docxCh 1 Introduction(1).docx
Ch 1 Introduction(1).docxRadhikasaud
 
Degital 1
Degital 1Degital 1
Degital 1hnaita
 
6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhardeepikakaler1
 
6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhianadeepikakaler1
 
Lecture Slide (1).pptx
Lecture Slide (1).pptxLecture Slide (1).pptx
Lecture Slide (1).pptxBilalMumtaz9
 
Design & Implementation Of Fault Identification In Underground Cables Using IOT
Design & Implementation Of Fault Identification In Underground Cables Using IOTDesign & Implementation Of Fault Identification In Underground Cables Using IOT
Design & Implementation Of Fault Identification In Underground Cables Using IOTIRJET Journal
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER) International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER) ijceronline
 

Ähnlich wie Boolean Algebra and Logic Gates Lecture (20)

Digital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationDigital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA Implementation
 
Presentation mpt68825 digital_electronics_introduction_1448281987_175
Presentation mpt68825 digital_electronics_introduction_1448281987_175Presentation mpt68825 digital_electronics_introduction_1448281987_175
Presentation mpt68825 digital_electronics_introduction_1448281987_175
 
Computer Organization and Design Chapter1
 Computer Organization and Design Chapter1 Computer Organization and Design Chapter1
Computer Organization and Design Chapter1
 
A Variety Of Top Quality Aerated And IDT Integrated Circuits Of Use In Variou...
A Variety Of Top Quality Aerated And IDT Integrated Circuits Of Use In Variou...A Variety Of Top Quality Aerated And IDT Integrated Circuits Of Use In Variou...
A Variety Of Top Quality Aerated And IDT Integrated Circuits Of Use In Variou...
 
FPGA Based Digital Logic Circuits Operation for Beginners
FPGA Based Digital Logic Circuits Operation for BeginnersFPGA Based Digital Logic Circuits Operation for Beginners
FPGA Based Digital Logic Circuits Operation for Beginners
 
Fpg as 11 body
Fpg as 11 bodyFpg as 11 body
Fpg as 11 body
 
A Range Of Excellent IDT And Altera Integrated Circuits For Usage In Many App...
A Range Of Excellent IDT And Altera Integrated Circuits For Usage In Many App...A Range Of Excellent IDT And Altera Integrated Circuits For Usage In Many App...
A Range Of Excellent IDT And Altera Integrated Circuits For Usage In Many App...
 
Vlsi
VlsiVlsi
Vlsi
 
Digital Electronic and it application
Digital Electronic and it applicationDigital Electronic and it application
Digital Electronic and it application
 
Definition of digital circuit
Definition of digital circuit Definition of digital circuit
Definition of digital circuit
 
IDT Integrated Circuit Distributor With Best Quality Ics For Use In Various A...
IDT Integrated Circuit Distributor With Best Quality Ics For Use In Various A...IDT Integrated Circuit Distributor With Best Quality Ics For Use In Various A...
IDT Integrated Circuit Distributor With Best Quality Ics For Use In Various A...
 
DIGITAL IC TESTER USING UNIVERSAL GATES.pptx
DIGITAL IC TESTER USING UNIVERSAL GATES.pptxDIGITAL IC TESTER USING UNIVERSAL GATES.pptx
DIGITAL IC TESTER USING UNIVERSAL GATES.pptx
 
An Introduction to Semiconductors and Intel
An Introduction to Semiconductors and IntelAn Introduction to Semiconductors and Intel
An Introduction to Semiconductors and Intel
 
Ch 1 Introduction(1).docx
Ch 1 Introduction(1).docxCh 1 Introduction(1).docx
Ch 1 Introduction(1).docx
 
Degital 1
Degital 1Degital 1
Degital 1
 
6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar
 
6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana
 
Lecture Slide (1).pptx
Lecture Slide (1).pptxLecture Slide (1).pptx
Lecture Slide (1).pptx
 
Design & Implementation Of Fault Identification In Underground Cables Using IOT
Design & Implementation Of Fault Identification In Underground Cables Using IOTDesign & Implementation Of Fault Identification In Underground Cables Using IOT
Design & Implementation Of Fault Identification In Underground Cables Using IOT
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER) International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
 

Mehr von UmerKhan147799

Lecture6 Chapter1- ASCII Code, Error Detection and Correction Codes, and Bina...
Lecture6 Chapter1- ASCII Code, Error Detection and Correction Codes, and Bina...Lecture6 Chapter1- ASCII Code, Error Detection and Correction Codes, and Bina...
Lecture6 Chapter1- ASCII Code, Error Detection and Correction Codes, and Bina...UmerKhan147799
 
Lecture6 Chapter4- Design Magnitude Comparator Circuit, Introduction to Decod...
Lecture6 Chapter4- Design Magnitude Comparator Circuit, Introduction to Decod...Lecture6 Chapter4- Design Magnitude Comparator Circuit, Introduction to Decod...
Lecture6 Chapter4- Design Magnitude Comparator Circuit, Introduction to Decod...UmerKhan147799
 
Lecture5 Chapter1- Binary Codes.pdf
Lecture5 Chapter1- Binary Codes.pdfLecture5 Chapter1- Binary Codes.pdf
Lecture5 Chapter1- Binary Codes.pdfUmerKhan147799
 
Lecture6 Chapter3- Function Simplification using Quine-MacCluskey Method.pdf
Lecture6 Chapter3- Function Simplification using Quine-MacCluskey Method.pdfLecture6 Chapter3- Function Simplification using Quine-MacCluskey Method.pdf
Lecture6 Chapter3- Function Simplification using Quine-MacCluskey Method.pdfUmerKhan147799
 
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...UmerKhan147799
 
Lecture4 Chapter3- Non-Degenerate Forms.pdf
Lecture4 Chapter3- Non-Degenerate Forms.pdfLecture4 Chapter3- Non-Degenerate Forms.pdf
Lecture4 Chapter3- Non-Degenerate Forms.pdfUmerKhan147799
 
Lecture5 Chapter4- Design Decimal Adder and Binary Multiplier Circuits.pdf
Lecture5 Chapter4- Design Decimal Adder and Binary Multiplier Circuits.pdfLecture5 Chapter4- Design Decimal Adder and Binary Multiplier Circuits.pdf
Lecture5 Chapter4- Design Decimal Adder and Binary Multiplier Circuits.pdfUmerKhan147799
 
Lecture5 Chapter3- Exclusive-OR Function and its Applications in Digital Desi...
Lecture5 Chapter3- Exclusive-OR Function and its Applications in Digital Desi...Lecture5 Chapter3- Exclusive-OR Function and its Applications in Digital Desi...
Lecture5 Chapter3- Exclusive-OR Function and its Applications in Digital Desi...UmerKhan147799
 

Mehr von UmerKhan147799 (8)

Lecture6 Chapter1- ASCII Code, Error Detection and Correction Codes, and Bina...
Lecture6 Chapter1- ASCII Code, Error Detection and Correction Codes, and Bina...Lecture6 Chapter1- ASCII Code, Error Detection and Correction Codes, and Bina...
Lecture6 Chapter1- ASCII Code, Error Detection and Correction Codes, and Bina...
 
Lecture6 Chapter4- Design Magnitude Comparator Circuit, Introduction to Decod...
Lecture6 Chapter4- Design Magnitude Comparator Circuit, Introduction to Decod...Lecture6 Chapter4- Design Magnitude Comparator Circuit, Introduction to Decod...
Lecture6 Chapter4- Design Magnitude Comparator Circuit, Introduction to Decod...
 
Lecture5 Chapter1- Binary Codes.pdf
Lecture5 Chapter1- Binary Codes.pdfLecture5 Chapter1- Binary Codes.pdf
Lecture5 Chapter1- Binary Codes.pdf
 
Lecture6 Chapter3- Function Simplification using Quine-MacCluskey Method.pdf
Lecture6 Chapter3- Function Simplification using Quine-MacCluskey Method.pdfLecture6 Chapter3- Function Simplification using Quine-MacCluskey Method.pdf
Lecture6 Chapter3- Function Simplification using Quine-MacCluskey Method.pdf
 
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
 
Lecture4 Chapter3- Non-Degenerate Forms.pdf
Lecture4 Chapter3- Non-Degenerate Forms.pdfLecture4 Chapter3- Non-Degenerate Forms.pdf
Lecture4 Chapter3- Non-Degenerate Forms.pdf
 
Lecture5 Chapter4- Design Decimal Adder and Binary Multiplier Circuits.pdf
Lecture5 Chapter4- Design Decimal Adder and Binary Multiplier Circuits.pdfLecture5 Chapter4- Design Decimal Adder and Binary Multiplier Circuits.pdf
Lecture5 Chapter4- Design Decimal Adder and Binary Multiplier Circuits.pdf
 
Lecture5 Chapter3- Exclusive-OR Function and its Applications in Digital Desi...
Lecture5 Chapter3- Exclusive-OR Function and its Applications in Digital Desi...Lecture5 Chapter3- Exclusive-OR Function and its Applications in Digital Desi...
Lecture5 Chapter3- Exclusive-OR Function and its Applications in Digital Desi...
 

Kürzlich hochgeladen

Crushers to screens in aggregate production
Crushers to screens in aggregate productionCrushers to screens in aggregate production
Crushers to screens in aggregate productionChinnuNinan
 
"Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ..."Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ...Erbil Polytechnic University
 
Crystal Structure analysis and detailed information pptx
Crystal Structure analysis and detailed information pptxCrystal Structure analysis and detailed information pptx
Crystal Structure analysis and detailed information pptxachiever3003
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating SystemRashmi Bhat
 
11. Properties of Liquid Fuels in Energy Engineering.pdf
11. Properties of Liquid Fuels in Energy Engineering.pdf11. Properties of Liquid Fuels in Energy Engineering.pdf
11. Properties of Liquid Fuels in Energy Engineering.pdfHafizMudaserAhmad
 
Risk Management in Engineering Construction Project
Risk Management in Engineering Construction ProjectRisk Management in Engineering Construction Project
Risk Management in Engineering Construction ProjectErbil Polytechnic University
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024Mark Billinghurst
 
Configuration of IoT devices - Systems managament
Configuration of IoT devices - Systems managamentConfiguration of IoT devices - Systems managament
Configuration of IoT devices - Systems managamentBharaniDharan195623
 
Ch10-Global Supply Chain - Cadena de Suministro.pdf
Ch10-Global Supply Chain - Cadena de Suministro.pdfCh10-Global Supply Chain - Cadena de Suministro.pdf
Ch10-Global Supply Chain - Cadena de Suministro.pdfChristianCDAM
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingBootNeck1
 
Katarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School CourseKatarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School Coursebim.edu.pl
 
Transport layer issues and challenges - Guide
Transport layer issues and challenges - GuideTransport layer issues and challenges - Guide
Transport layer issues and challenges - GuideGOPINATHS437943
 
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfgUnit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfgsaravananr517913
 
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...Erbil Polytechnic University
 
Energy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxEnergy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxsiddharthjain2303
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleAlluxio, Inc.
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort servicejennyeacort
 
Internet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptxInternet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptxVelmuruganTECE
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating SystemRashmi Bhat
 

Kürzlich hochgeladen (20)

Crushers to screens in aggregate production
Crushers to screens in aggregate productionCrushers to screens in aggregate production
Crushers to screens in aggregate production
 
"Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ..."Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ...
 
Crystal Structure analysis and detailed information pptx
Crystal Structure analysis and detailed information pptxCrystal Structure analysis and detailed information pptx
Crystal Structure analysis and detailed information pptx
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating System
 
11. Properties of Liquid Fuels in Energy Engineering.pdf
11. Properties of Liquid Fuels in Energy Engineering.pdf11. Properties of Liquid Fuels in Energy Engineering.pdf
11. Properties of Liquid Fuels in Energy Engineering.pdf
 
Risk Management in Engineering Construction Project
Risk Management in Engineering Construction ProjectRisk Management in Engineering Construction Project
Risk Management in Engineering Construction Project
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
 
Configuration of IoT devices - Systems managament
Configuration of IoT devices - Systems managamentConfiguration of IoT devices - Systems managament
Configuration of IoT devices - Systems managament
 
Ch10-Global Supply Chain - Cadena de Suministro.pdf
Ch10-Global Supply Chain - Cadena de Suministro.pdfCh10-Global Supply Chain - Cadena de Suministro.pdf
Ch10-Global Supply Chain - Cadena de Suministro.pdf
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event Scheduling
 
Katarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School CourseKatarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School Course
 
Transport layer issues and challenges - Guide
Transport layer issues and challenges - GuideTransport layer issues and challenges - Guide
Transport layer issues and challenges - Guide
 
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfgUnit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
 
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
 
Energy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxEnergy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptx
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
 
Internet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptxInternet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptx
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating System
 

Boolean Algebra and Logic Gates Lecture

  • 1. Chapter2: Boolean Algebra and Logic Gates Lecture5- Positive and Negative Logic Engr. Arshad Nazir, Asst Prof Dept of Electrical Engineering SEECS 1 Fall 2022
  • 2. Objectives • Study Positive and Negative Logic • Integrated Circuits • Digital Logic Families 2 Fall 2022
  • 3. Positive and Negative Logic • Binary signals in a circuit can have one of two values.  One signal represents logic-1 and the other logic-0. • A circuit input or output will hold either a high or low signal.  Choosing the high level, H, to represent logic-1 is called a positive logic system.  Choosing the low level, L, to represent logic-1 is called a negative logic system Fall 2022 3
  • 4. Positive and Negative Logic gates Fall 2022 4
  • 5. Integrated Circuits • An integrated circuit (IC) is a silicon semiconductor crystal, called a chip, containing the electronic components for constructing digital gates.  Gates are interconnected within the chip to form the required circuit  The IC is housed inside a ceramic or plastic container with connections welded to external pins  There can be 14 to several thousand pins on a chip  Each IC has a numeric designation printed on the surface for identification. The number can be looked up in catalogs (paper and electronic) that contain descriptions and information about the IC Fall 2022 5
  • 6. Levels of Integration • ICs are categorized by the number of gates that they contain in them:  Small-scale integration (SSI) devices contain several (usually less than 10) independent gates in a single package. Early 60’s  Medium-scale integration (MSI) devices include 10 to 1000 gates in a single package, used to perform elementary digital operations. Late 60’s  Large-scale integration (LSI) devices contain thousands of gates in a single package, used in processors, memory chips, and programmable logic devices. Mid 70’s  Very Large-scale integration (VLSI) devices contain hundreds of thousands of gates in a single package, used in large memory arrays and complex microcomputer chips. 80’s  Ultra Large-scale integration (ULSI) devices contain millions of gates in a single package. 90’s and 00’s  Giga-scale integration (GSI) devices contain hundreds of millions of gates in a single package.  Tera-scale integration (TSI) devices contain millions of millions of gates in a single package. Fall 2022 6
  • 7. Digital Logic Families • ICs are also classified by the specific circuit technology (digital logic family) that they belong to:  Transistor-transistor logic (TTL) is a standard.  Emitter-coupled logic (ECL) is used in high-speed operation.  Metal-oxide semiconductor (MOS) is used for high component density.  Complementary metal-oxide semiconductor (CMOS) is used in low power consumption.  Diode-Transistor Logic (DTL) being obsolete not used these days.  Resistor-Transistor Logic (RTL) not used these days. Fall 2022 7
  • 8. Logic Family Characteristics • Digital logic families are usually compared by the following characteristics:  Fan-out specifies the number of standard loads that the output of a gate can drive without impairing its normal operation or it specifies the amount of current that an output needs to drive many input pins on other gates.  Fan-in is the number of inputs available in a gate.  Power dissipation is the power consumed by the gate.  Propagation delay is the average delay time for the signal to propagate from input to output.  Noise margin is the maximum external noise voltage added to an input signal that does not cause an undesirable change in the circuit output.  Reliability is the long-term success factor of the IC. Fall 2022 8
  • 9. Integrated Circuits Design • Why is it better to have more gates on a single chip?  Easier to build systems  Less power consumption  Higher clock frequencies • What are the drawbacks of large circuits?  Complex to design  Chips have design constraints  Need tools to help develop integrated circuits • Need tools to help develop integrated circuits  Computer Aided Design (CAD) tools  Automate tedious steps of design process  Hardware description language (HDL) describe circuits Fall 2022 9