Instruction Set : Computer Architecture

R
Instruction Set : Computer Architecture
Instruction Set : Computer Architecture
Instruction Set : Computer Architecture
Instruction Set : Computer Architecture
Instruction Set : Computer Architecture
INSRTUCTION SET
Registers Control Unit ALU Memory Input/Output
An abbreviation for the
Operational Code.
The portion
of the
instruction
set that
defines or
specifies
the
operations.
Defined in first few bits
of Instruction Set
Each
OPCODE
is unique
*The number of bits defined for (or assigned to) OPCODE varies from processor to processor.
}
}
}
}
}
Opcode Final address
Mode
Initial Address
Address of operand
Large number
of operations
to be
performed
Large
instruction set
is needed
More resistors
will be used
More BUS will
be required
More memory
will be
required
More Space
requirement
Change in
Architecture
Increased cost
Compromise
in time
efficiency
RISC
• Reduced Instruction Set Computer
• Specific purpose processors use it
• Effective length of instruction set is
fixed
• Has target based applications
• Opcodes are fixed
• Higher speed
• Time efficient
• Minimum power consumption
CISC
• Complex Instruction Set Computer
• Comparatively lower speed
• General purpose processors use it
• Effective length of instruction set
varies
• Has general purpose applications
• Opcodes may vary
• Comparatively lower speed
• Comparatively lower time efficiency
• Comparatively higher power
consumption
Instruction Set : Computer Architecture
Instruction Set : Computer Architecture
Instruction Set : Computer Architecture
1 von 13

Recomendados

Basics of micro controllers for biginners von
Basics of  micro controllers for biginnersBasics of  micro controllers for biginners
Basics of micro controllers for biginnersGerwin Makanyanga
290 views46 Folien
SOC Processors Used in SOC von
SOC Processors Used in SOCSOC Processors Used in SOC
SOC Processors Used in SOCA B Shinde
5.7K views80 Folien
Instruction compression techniques von
Instruction compression techniquesInstruction compression techniques
Instruction compression techniquesSudhanshu Janwadkar
1.1K views17 Folien
Peephole optimization techniques von
Peephole optimization techniquesPeephole optimization techniques
Peephole optimization techniquesgarishma bhatia
1.1K views10 Folien
Embedded systems-unit-1 von
Embedded systems-unit-1Embedded systems-unit-1
Embedded systems-unit-1Prabhu Mali
263 views73 Folien
Doc32002 von
Doc32002Doc32002
Doc32002Alfredo Santillan
288 views159 Folien

Más contenido relacionado

Similar a Instruction Set : Computer Architecture

introduction to embedded systems part 1 von
introduction to embedded systems part 1introduction to embedded systems part 1
introduction to embedded systems part 1Hatem Abd El-Salam
244 views41 Folien
13 risc von
13 risc13 risc
13 riscdilip kumar
487 views38 Folien
MICROPROCESSOR_Notes.pptx von
MICROPROCESSOR_Notes.pptxMICROPROCESSOR_Notes.pptx
MICROPROCESSOR_Notes.pptxWorkingad
1 view9 Folien
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf von
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfAsst.Prof. M.Gokilavani
16 views29 Folien
How to Measure RTOS Performance von
How to Measure RTOS Performance How to Measure RTOS Performance
How to Measure RTOS Performance mentoresd
5.9K views43 Folien
Doc32000 von
Doc32000Doc32000
Doc32000Alfredo Santillan
415 views377 Folien

Similar a Instruction Set : Computer Architecture(20)

MICROPROCESSOR_Notes.pptx von Workingad
MICROPROCESSOR_Notes.pptxMICROPROCESSOR_Notes.pptx
MICROPROCESSOR_Notes.pptx
Workingad1 view
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf von Asst.Prof. M.Gokilavani
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
How to Measure RTOS Performance von mentoresd
How to Measure RTOS Performance How to Measure RTOS Performance
How to Measure RTOS Performance
mentoresd5.9K views
Advanced processor principles von Dhaval Bagal
Advanced processor principlesAdvanced processor principles
Advanced processor principles
Dhaval Bagal142 views
Zpu von flexcore
ZpuZpu
Zpu
flexcore1.4K views
Central processing unit von Kamal Acharya
Central processing unitCentral processing unit
Central processing unit
Kamal Acharya3.9K views
Design of Software for Embedded Systems von Peter Tröger
Design of Software for Embedded SystemsDesign of Software for Embedded Systems
Design of Software for Embedded Systems
Peter Tröger2.5K views
Typical Embedded System von anand hd
Typical Embedded SystemTypical Embedded System
Typical Embedded System
anand hd1.4K views
Motivation for multithreaded architectures von Young Alista
Motivation for multithreaded architecturesMotivation for multithreaded architectures
Motivation for multithreaded architectures
Young Alista288 views
WINSEM2022-23_BECE204L_TH_VL2022230500861_2023-02-10_Reference-Material-I.pptx von SoniBhavya
WINSEM2022-23_BECE204L_TH_VL2022230500861_2023-02-10_Reference-Material-I.pptxWINSEM2022-23_BECE204L_TH_VL2022230500861_2023-02-10_Reference-Material-I.pptx
WINSEM2022-23_BECE204L_TH_VL2022230500861_2023-02-10_Reference-Material-I.pptx
SoniBhavya25 views

Último

Renewal Projects in Seismic Construction von
Renewal Projects in Seismic ConstructionRenewal Projects in Seismic Construction
Renewal Projects in Seismic ConstructionEngineering & Seismic Construction
12 views8 Folien
Module-1, Chapter-2 Data Types, Variables, and Arrays von
Module-1, Chapter-2 Data Types, Variables, and ArraysModule-1, Chapter-2 Data Types, Variables, and Arrays
Module-1, Chapter-2 Data Types, Variables, and ArraysDemian Antony D'Mello
19 views44 Folien
Field Programmable Gate Arrays : Architecture von
Field Programmable Gate Arrays : ArchitectureField Programmable Gate Arrays : Architecture
Field Programmable Gate Arrays : ArchitectureUsha Mehta
33 views74 Folien
Robotics in construction enterprise von
Robotics in construction enterpriseRobotics in construction enterprise
Robotics in construction enterpriseKhalid Abdel Naser Abdel Rahim
5 views1 Folie
Ansari: Practical experiences with an LLM-based Islamic Assistant von
Ansari: Practical experiences with an LLM-based Islamic AssistantAnsari: Practical experiences with an LLM-based Islamic Assistant
Ansari: Practical experiences with an LLM-based Islamic AssistantM Waleed Kadous
13 views29 Folien
Pitchbook Repowerlab.pdf von
Pitchbook Repowerlab.pdfPitchbook Repowerlab.pdf
Pitchbook Repowerlab.pdfVictoriaGaleano
10 views12 Folien

Último(20)

Field Programmable Gate Arrays : Architecture von Usha Mehta
Field Programmable Gate Arrays : ArchitectureField Programmable Gate Arrays : Architecture
Field Programmable Gate Arrays : Architecture
Usha Mehta33 views
Ansari: Practical experiences with an LLM-based Islamic Assistant von M Waleed Kadous
Ansari: Practical experiences with an LLM-based Islamic AssistantAnsari: Practical experiences with an LLM-based Islamic Assistant
Ansari: Practical experiences with an LLM-based Islamic Assistant
M Waleed Kadous13 views
Programmable Switches for Programmable Logic Devices von Usha Mehta
Programmable Switches for Programmable Logic DevicesProgrammable Switches for Programmable Logic Devices
Programmable Switches for Programmable Logic Devices
Usha Mehta37 views
DevFest 2023 Daegu Speech_이재규, Implementing easy and simple chat with gol... von JQLEE6
DevFest 2023 Daegu Speech_이재규,  Implementing easy and simple chat with gol...DevFest 2023 Daegu Speech_이재규,  Implementing easy and simple chat with gol...
DevFest 2023 Daegu Speech_이재규, Implementing easy and simple chat with gol...
JQLEE616 views
Web Dev Session 1.pptx von VedVekhande
Web Dev Session 1.pptxWeb Dev Session 1.pptx
Web Dev Session 1.pptx
VedVekhande23 views
MongoDB.pdf von ArthyR3
MongoDB.pdfMongoDB.pdf
MongoDB.pdf
ArthyR353 views
MODULE-1 CHAPTER 3- Operators - Object Oriented Programming with JAVA von Demian Antony D'Mello
MODULE-1 CHAPTER 3- Operators - Object Oriented Programming with JAVAMODULE-1 CHAPTER 3- Operators - Object Oriented Programming with JAVA
MODULE-1 CHAPTER 3- Operators - Object Oriented Programming with JAVA
BCIC - Manufacturing Conclave - Technology-Driven Manufacturing for Growth von Innomantra
BCIC - Manufacturing Conclave -  Technology-Driven Manufacturing for GrowthBCIC - Manufacturing Conclave -  Technology-Driven Manufacturing for Growth
BCIC - Manufacturing Conclave - Technology-Driven Manufacturing for Growth
Innomantra 28 views
Unlocking Research Visibility.pdf von KhatirNaima
Unlocking Research Visibility.pdfUnlocking Research Visibility.pdf
Unlocking Research Visibility.pdf
KhatirNaima11 views
IRJET-Productivity Enhancement Using Method Study.pdf von SahilBavdhankar
IRJET-Productivity Enhancement Using Method Study.pdfIRJET-Productivity Enhancement Using Method Study.pdf
IRJET-Productivity Enhancement Using Method Study.pdf
SahilBavdhankar11 views
ASSIGNMENTS ON FUZZY LOGIC IN TRAFFIC FLOW.pdf von AlhamduKure
ASSIGNMENTS ON FUZZY LOGIC IN TRAFFIC FLOW.pdfASSIGNMENTS ON FUZZY LOGIC IN TRAFFIC FLOW.pdf
ASSIGNMENTS ON FUZZY LOGIC IN TRAFFIC FLOW.pdf
AlhamduKure11 views
Details of Acoustic Liner for selection of material von rafiqalisyed
Details of Acoustic Liner for selection of materialDetails of Acoustic Liner for selection of material
Details of Acoustic Liner for selection of material
rafiqalisyed5 views
Programmable Logic Devices : SPLD and CPLD von Usha Mehta
Programmable Logic Devices : SPLD and CPLDProgrammable Logic Devices : SPLD and CPLD
Programmable Logic Devices : SPLD and CPLD
Usha Mehta44 views
Solution Challenge Introduction.pptx von GDSCCEC
Solution Challenge Introduction.pptxSolution Challenge Introduction.pptx
Solution Challenge Introduction.pptx
GDSCCEC13 views
Design of Structures and Foundations for Vibrating Machines, Arya-ONeill-Pinc... von csegroupvn
Design of Structures and Foundations for Vibrating Machines, Arya-ONeill-Pinc...Design of Structures and Foundations for Vibrating Machines, Arya-ONeill-Pinc...
Design of Structures and Foundations for Vibrating Machines, Arya-ONeill-Pinc...
csegroupvn17 views

Instruction Set : Computer Architecture

  • 6. INSRTUCTION SET Registers Control Unit ALU Memory Input/Output
  • 7. An abbreviation for the Operational Code. The portion of the instruction set that defines or specifies the operations. Defined in first few bits of Instruction Set Each OPCODE is unique *The number of bits defined for (or assigned to) OPCODE varies from processor to processor.
  • 8. } } } } } Opcode Final address Mode Initial Address Address of operand
  • 9. Large number of operations to be performed Large instruction set is needed More resistors will be used More BUS will be required More memory will be required More Space requirement Change in Architecture Increased cost Compromise in time efficiency
  • 10. RISC • Reduced Instruction Set Computer • Specific purpose processors use it • Effective length of instruction set is fixed • Has target based applications • Opcodes are fixed • Higher speed • Time efficient • Minimum power consumption CISC • Complex Instruction Set Computer • Comparatively lower speed • General purpose processors use it • Effective length of instruction set varies • Has general purpose applications • Opcodes may vary • Comparatively lower speed • Comparatively lower time efficiency • Comparatively higher power consumption