SlideShare a Scribd company logo
1 of 18
ANALOG ELECTRONICS
PHASE LOCKED LOOP
PREET|patel
151310109032
2nd B.E. Electrical
AIIE
CONTENTS
• Introduction
• Block diagram of PLL
• Phase detector
• Low pass filter
• Voltage controlled oscillator
• Pin diagram of PLL
• Characteristic of 565 PLL
• Application of PLL
• PLL as a frequency synthesizer
• AM detection using PLL 2
INTRODUCTION
• Phase locked loop(PLL) is basically a closed loop system. Its application is to lock
the output frequency and phase of input signal.
• PLL is also used for communication circuits in two different ways:
• For demodulation application
• Synchronization of signal
• PLL principle is used in application such as FM demodulation, FSK demodulation,
motor speed control, frequency multiplication and division.
3
BLOCK DIAGRAM of PLL
PHASE DETECTOR LOW PASS FILTER
VOLTAGE
CONTROLLED
OSCILLATOR (VCO)
Input Output
Ve Vc
Vo , foVi , fi
Feedback Path
A BASIC PHASE LOCKED LOOP
4
PHASE DETECTOR
• The two inputs to a phase detector or comparator are the input voltage Vi,
at frequency fi and the feedback voltage from a Voltage controlled oscillator
(VCO) at frequency fo.
• The phase detector compares these two signals and produces a dc voltage
Ve, which is proportional to the phase difference between fi and fo. The
output voltage Ve of the phase detector is called as “error voltage”. This
error voltage is then applied to a low pass filter.
PHASE DETECTOR
• ANALOG
• DIGITAL
• FLIP-FLOP
5
Types
LOW PASS FILTER
• The low pass filter removes the high frequency noise present in the phase
detector output and produces a ripple-free dc level.
• This dc level is amplified to an adequate level and applied to a voltage controlled
oscillator. The dc amplifier output voltage is called as the control voltage Vc .
6
VOLTAGE CONTROLLED OSCILLATOR
• The control voltage Vc is applied at the input of a VCO. The output frequency of VCO
is directly proportional to the dc control voltage Vc .
• The VCO frequency fO is compared with the input frequency fi by the phase
detector and it (VCO frequency) is adjusted continuously until it is equal to the
input frequency fi . i.e
fO = fi
7
PLL IC 565
Pin Configuration
1
2
3
4
5
6
7
14
13
12
11
10
9
8
SE/NE 565
-V
Input
Input
VCO Output
Phase Comparator VCO Output
Reference Output
Demodulated Output External Resistor for VCO
External Capacitor for VCO
+V
NC
NC
NC
NC
8
CHARACHTERISITIC of 565 PLL
Sr No. CHARACTERISTIC RANGE/VALUE
1 Operating frequency range 0.001Hz to 500KHz
2 Operating voltage range ±6 to ±12
3 Input level required for tracking 10mV rms minimum to 3Vp-p maximum
4 Input impedance 10kΩ typically
5 Output sink current 1mA typically
6 Output source current 10mA typically
7 Drift in VCO center frequency fo with temperature 300 ppm/°C typically
8 Drift in VCO center frequency fo with supply voltage 1.5% / V maximum
9 Triangular wave amplitude Typically 2.4 Vp-p at ±6 supply voltage
10 Triangular wave amplitude Typically 5.4 Vp-p at ±6 supply voltage
11 Bandwidth adjustment range < ± 1 to > to ± 60%
9
APPLICATION OF PLL
• PLL can be used as:
• Frequency Multiplication
• Frequency Translation
• AM Detection
• FM Detection
• FSK Demodulation
10
Crystal
Oscillator
Divide by
M network
Phase
detector
Low pass
filter
Error
amplifier
VCO
Divide by
N network
PLL as a FREQUENCY SYNTHESIZER
Output
fvco =
𝑓 𝑜𝑠𝑐
𝑁
𝑀
𝑓 𝑜𝑠𝑐 𝑁
𝑀
Input𝑓 𝑜𝑠𝑐
PHASE LOCKED LOOP
BLOCK DIAGRAM 11
OPEARATION of PLL as a FREQUENCY SYNTEHSIZER
• The frequency synthesizer is supposed to produce an output signal, the frequency of which
can be precisely adjusted to any value in a prescribed range. The output of a synthesizer
should be stable.
• In order to ensure the stability of output frequency, a crystal oscillator of frequency fosc is
used.
• The output frequency of crystal oscillator is divided by M with the help of M network. Thus
the input frequency to PLL is (fosc/M) as shown in following figure.
12
• The PLL will compare this frequency with the frequency at the output of divide by
N network, and will try to adjust this frequency equal to
𝑓 𝑜𝑠𝑐
𝑀
.
• In order to obtain the same frequency i.e. (fosc/M) at the output of divide by N
network, the VCO frequency should be adjusted to:
fvco =
𝑓 𝑜𝑠𝑐 𝑁
𝑀
13
AM DETECTION USING PLL
Phase shift
at 90o
Phase
detector
Low Pass
filter
14
PLL
VCO output
Demodulatedoutput
AM Input
BLOCK DIAGRAM
• The AM signal to be demodulated is applied to the 90o phase shifting network as
well as the PLL.
• The PLL is locked to the carrier frequency of the AM signal. Therefore the VCO
output frequency is same as the unmodulated carrier.
• When the VCO output is locked with AM signal perfectly, the phase shift between
the two is 90o
15
OPEARATION of PLL as a AM DETECTOR
• In order to nullify this phase shift, the AM signal is phase shifted by 90°. This will bring
both the inputs to the phase detector in phase.
• The phase detector circuit is basically a multiplier which will produce both sum and
difference components of frequencies at its output.
• The low pass filter will allow only those frequency components which are close to
carrier and lower than it.
• The advantage of using the AM detector using PLL is its high noise immunity which is not
possible to obtain using the conventional peak detector type AM detector FM Detection
using PLL.
16
REFERENCE
• WIKIPEDIA
• TECH-MAX, J.S. KATRE
17
THANK|you
18

More Related Content

What's hot

3.bipolar junction transistor (bjt)
3.bipolar junction transistor (bjt)3.bipolar junction transistor (bjt)
3.bipolar junction transistor (bjt)
firozamin
 
Tracking in receivers
Tracking in receiversTracking in receivers
Tracking in receivers
Jay Patel
 

What's hot (20)

FM demodulation using PLL
FM demodulation using PLLFM demodulation using PLL
FM demodulation using PLL
 
Introduction to pll
Introduction to pllIntroduction to pll
Introduction to pll
 
Combinational Logic
Combinational LogicCombinational Logic
Combinational Logic
 
Xilinx 4000 series
Xilinx 4000 seriesXilinx 4000 series
Xilinx 4000 series
 
PHASE LOCK LOOPs
PHASE LOCK LOOPsPHASE LOCK LOOPs
PHASE LOCK LOOPs
 
Low pass filters
Low pass filtersLow pass filters
Low pass filters
 
Phase locked loop design
Phase locked loop designPhase locked loop design
Phase locked loop design
 
3.bipolar junction transistor (bjt)
3.bipolar junction transistor (bjt)3.bipolar junction transistor (bjt)
3.bipolar junction transistor (bjt)
 
Oscillator
OscillatorOscillator
Oscillator
 
design and analysis of voltage controlled oscillator
design and analysis of voltage controlled oscillatordesign and analysis of voltage controlled oscillator
design and analysis of voltage controlled oscillator
 
Hybrid model for Transistor, small signal Analysis
Hybrid model for Transistor, small signal AnalysisHybrid model for Transistor, small signal Analysis
Hybrid model for Transistor, small signal Analysis
 
Eca unit i.ppt
Eca unit i.pptEca unit i.ppt
Eca unit i.ppt
 
Design of cmos based ring oscillator
Design of cmos based ring oscillatorDesign of cmos based ring oscillator
Design of cmos based ring oscillator
 
Antenna Parameters Part 2
Antenna Parameters Part 2Antenna Parameters Part 2
Antenna Parameters Part 2
 
Successive approximation adc
Successive approximation adcSuccessive approximation adc
Successive approximation adc
 
Schmitt trigger circuit
Schmitt trigger circuitSchmitt trigger circuit
Schmitt trigger circuit
 
Op amp
Op ampOp amp
Op amp
 
Negative feedback Amplifiers
Negative feedback AmplifiersNegative feedback Amplifiers
Negative feedback Amplifiers
 
Tracking in receivers
Tracking in receiversTracking in receivers
Tracking in receivers
 
Phase-locked Loops - Theory and Design
Phase-locked Loops - Theory and DesignPhase-locked Loops - Theory and Design
Phase-locked Loops - Theory and Design
 

Viewers also liked

Implementation strategies for digital ics
Implementation strategies for digital icsImplementation strategies for digital ics
Implementation strategies for digital ics
aroosa khan
 
Op amp applications filters cw final
Op amp applications filters cw finalOp amp applications filters cw final
Op amp applications filters cw final
JUNAID SK
 
Electronic devices-and-circuit-theory-10th-ed-boylestad-chapter-13
Electronic devices-and-circuit-theory-10th-ed-boylestad-chapter-13Electronic devices-and-circuit-theory-10th-ed-boylestad-chapter-13
Electronic devices-and-circuit-theory-10th-ed-boylestad-chapter-13
Shiwam Isrie
 
Voltage controlled oscillators
Voltage controlled oscillatorsVoltage controlled oscillators
Voltage controlled oscillators
ZunAib Ali
 

Viewers also liked (20)

Phase locked loop
Phase locked loopPhase locked loop
Phase locked loop
 
Pll
PllPll
Pll
 
Phase lock loop (pll)
Phase lock loop (pll)Phase lock loop (pll)
Phase lock loop (pll)
 
Pll
PllPll
Pll
 
Phase lockedLoop
Phase lockedLoopPhase lockedLoop
Phase lockedLoop
 
Energy and area efficient three input xor xno rs with systematic cell design...
Energy and area efficient three input xor  xno rs with systematic cell design...Energy and area efficient three input xor  xno rs with systematic cell design...
Energy and area efficient three input xor xno rs with systematic cell design...
 
Implementation strategies for digital ics
Implementation strategies for digital icsImplementation strategies for digital ics
Implementation strategies for digital ics
 
Digital standard cell library Design flow
Digital standard cell library Design flowDigital standard cell library Design flow
Digital standard cell library Design flow
 
Asic &fpga
Asic &fpgaAsic &fpga
Asic &fpga
 
Op amp applications filters cw final
Op amp applications filters cw finalOp amp applications filters cw final
Op amp applications filters cw final
 
Ea3
Ea3Ea3
Ea3
 
Pll Basic
Pll BasicPll Basic
Pll Basic
 
Asic
AsicAsic
Asic
 
7.Active Filters using Opamp
7.Active Filters using Opamp7.Active Filters using Opamp
7.Active Filters using Opamp
 
Pll carrier synch f-ling_v1.2
Pll carrier synch f-ling_v1.2Pll carrier synch f-ling_v1.2
Pll carrier synch f-ling_v1.2
 
Ic voltage regulators
Ic voltage regulatorsIc voltage regulators
Ic voltage regulators
 
Electronic devices-and-circuit-theory-10th-ed-boylestad-chapter-13
Electronic devices-and-circuit-theory-10th-ed-boylestad-chapter-13Electronic devices-and-circuit-theory-10th-ed-boylestad-chapter-13
Electronic devices-and-circuit-theory-10th-ed-boylestad-chapter-13
 
CMOS Topic 7 -_design_methodology
CMOS Topic 7 -_design_methodologyCMOS Topic 7 -_design_methodology
CMOS Topic 7 -_design_methodology
 
Active Filter (Low Pass)
Active Filter (Low Pass)Active Filter (Low Pass)
Active Filter (Low Pass)
 
Voltage controlled oscillators
Voltage controlled oscillatorsVoltage controlled oscillators
Voltage controlled oscillators
 

Similar to Phase locked loop

PLL.pptx In the synchronized or “locked”
PLL.pptx In the synchronized or “locked”PLL.pptx In the synchronized or “locked”
PLL.pptx In the synchronized or “locked”
VasuhiSamydurai1
 
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
Chirag vasava
 
17 FM_Demodulators-Slope_Detectors.pdf
17 FM_Demodulators-Slope_Detectors.pdf17 FM_Demodulators-Slope_Detectors.pdf
17 FM_Demodulators-Slope_Detectors.pdf
Mohamedshabana38
 
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite LinkPhase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
chiragwarty
 

Similar to Phase locked loop (20)

PHASE LOCKED LOOP AND TIMER
PHASE LOCKED LOOP AND TIMERPHASE LOCKED LOOP AND TIMER
PHASE LOCKED LOOP AND TIMER
 
LIC-Unit-IV-PLL.pptx
LIC-Unit-IV-PLL.pptxLIC-Unit-IV-PLL.pptx
LIC-Unit-IV-PLL.pptx
 
Unit 6 PLLs.pptx
Unit 6 PLLs.pptxUnit 6 PLLs.pptx
Unit 6 PLLs.pptx
 
محاضرة 6.pdf
محاضرة 6.pdfمحاضرة 6.pdf
محاضرة 6.pdf
 
Phase locked loop
Phase locked loopPhase locked loop
Phase locked loop
 
Pll and vco
Pll and vcoPll and vco
Pll and vco
 
PLL.pptx In the synchronized or “locked”
PLL.pptx In the synchronized or “locked”PLL.pptx In the synchronized or “locked”
PLL.pptx In the synchronized or “locked”
 
Presentation 3 PLL_Analog_digital.pptx
Presentation 3 PLL_Analog_digital.pptxPresentation 3 PLL_Analog_digital.pptx
Presentation 3 PLL_Analog_digital.pptx
 
Introduction to PLL - phase loop lock diagram
Introduction to PLL - phase loop lock diagramIntroduction to PLL - phase loop lock diagram
Introduction to PLL - phase loop lock diagram
 
phase ppt.pptx
phase ppt.pptxphase ppt.pptx
phase ppt.pptx
 
L6_S18_Introduction to PLL.pptx
L6_S18_Introduction to PLL.pptxL6_S18_Introduction to PLL.pptx
L6_S18_Introduction to PLL.pptx
 
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
 
introduction to PLL.ppt
introduction to PLL.pptintroduction to PLL.ppt
introduction to PLL.ppt
 
L6_S18_Introduction to PLL.pptx
L6_S18_Introduction to PLL.pptxL6_S18_Introduction to PLL.pptx
L6_S18_Introduction to PLL.pptx
 
IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...
IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...
IRJET- Design of Low Power PLL using Sleepy Inverter Five Stage Current Starv...
 
LIC UNIT III.pptx
LIC UNIT III.pptxLIC UNIT III.pptx
LIC UNIT III.pptx
 
FM Demodulation analog communication types of demodulation
FM Demodulation analog communication  types of demodulationFM Demodulation analog communication  types of demodulation
FM Demodulation analog communication types of demodulation
 
17 FM_Demodulators-Slope_Detectors.pdf
17 FM_Demodulators-Slope_Detectors.pdf17 FM_Demodulators-Slope_Detectors.pdf
17 FM_Demodulators-Slope_Detectors.pdf
 
Phase Locked Loops (PLL) 1
Phase Locked Loops (PLL) 1Phase Locked Loops (PLL) 1
Phase Locked Loops (PLL) 1
 
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite LinkPhase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
 

More from Preet_patel

More from Preet_patel (19)

DESIGN OF TURBO ALTERNATORS
DESIGN OF TURBO ALTERNATORSDESIGN OF TURBO ALTERNATORS
DESIGN OF TURBO ALTERNATORS
 
LOAD FREQUENCY AND VOLTAGE GENERATION CONTROL
LOAD FREQUENCY AND VOLTAGE GENERATION CONTROLLOAD FREQUENCY AND VOLTAGE GENERATION CONTROL
LOAD FREQUENCY AND VOLTAGE GENERATION CONTROL
 
Wind farm planning and commissioning
Wind farm planning and commissioningWind farm planning and commissioning
Wind farm planning and commissioning
 
Rotor Resistance Control and Slip Power Control using Chopper
Rotor Resistance Control and Slip Power Control using ChopperRotor Resistance Control and Slip Power Control using Chopper
Rotor Resistance Control and Slip Power Control using Chopper
 
Transient in Power system
Transient in Power systemTransient in Power system
Transient in Power system
 
Impulse testing of transformer
Impulse testing of transformerImpulse testing of transformer
Impulse testing of transformer
 
Three Phase Separately Exited Drives
Three Phase Separately Exited DrivesThree Phase Separately Exited Drives
Three Phase Separately Exited Drives
 
Ac distribution
Ac distributionAc distribution
Ac distribution
 
Signal Flow Graph
Signal Flow GraphSignal Flow Graph
Signal Flow Graph
 
MMF for Airgap and Tooth
MMF for Airgap and ToothMMF for Airgap and Tooth
MMF for Airgap and Tooth
 
Special transformers
Special transformersSpecial transformers
Special transformers
 
Magnitude comparator
Magnitude comparatorMagnitude comparator
Magnitude comparator
 
WITRICITY FIELD THEORY
WITRICITY FIELD THEORYWITRICITY FIELD THEORY
WITRICITY FIELD THEORY
 
State table and characteristic equation for sequential circuit
State table and characteristic equation for sequential circuitState table and characteristic equation for sequential circuit
State table and characteristic equation for sequential circuit
 
Cost and BEA
Cost and BEACost and BEA
Cost and BEA
 
Garodiya survey
Garodiya survey Garodiya survey
Garodiya survey
 
Cpd ch 3
Cpd ch 3Cpd ch 3
Cpd ch 3
 
Static and dynamic personality
Static and dynamic personalityStatic and dynamic personality
Static and dynamic personality
 
who is a contributor...?
who is a contributor...?who is a contributor...?
who is a contributor...?
 

Recently uploaded

Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
Epec Engineered Technologies
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
ssuser89054b
 
VIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 Booking
dharasingh5698
 
notes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.pptnotes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.ppt
MsecMca
 
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
dharasingh5698
 
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
dollysharma2066
 

Recently uploaded (20)

A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . ppt
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
 
VIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 Booking
 
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdfONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
 
notes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.pptnotes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.ppt
 
Double Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torqueDouble Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torque
 
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
 
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
 
Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...
Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...
Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...
 
Employee leave management system project.
Employee leave management system project.Employee leave management system project.
Employee leave management system project.
 
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
 
Block diagram reduction techniques in control systems.ppt
Block diagram reduction techniques in control systems.pptBlock diagram reduction techniques in control systems.ppt
Block diagram reduction techniques in control systems.ppt
 
2016EF22_0 solar project report rooftop projects
2016EF22_0 solar project report rooftop projects2016EF22_0 solar project report rooftop projects
2016EF22_0 solar project report rooftop projects
 
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPT
 
(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7
(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7
(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7
 
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 

Phase locked loop

  • 1. ANALOG ELECTRONICS PHASE LOCKED LOOP PREET|patel 151310109032 2nd B.E. Electrical AIIE
  • 2. CONTENTS • Introduction • Block diagram of PLL • Phase detector • Low pass filter • Voltage controlled oscillator • Pin diagram of PLL • Characteristic of 565 PLL • Application of PLL • PLL as a frequency synthesizer • AM detection using PLL 2
  • 3. INTRODUCTION • Phase locked loop(PLL) is basically a closed loop system. Its application is to lock the output frequency and phase of input signal. • PLL is also used for communication circuits in two different ways: • For demodulation application • Synchronization of signal • PLL principle is used in application such as FM demodulation, FSK demodulation, motor speed control, frequency multiplication and division. 3
  • 4. BLOCK DIAGRAM of PLL PHASE DETECTOR LOW PASS FILTER VOLTAGE CONTROLLED OSCILLATOR (VCO) Input Output Ve Vc Vo , foVi , fi Feedback Path A BASIC PHASE LOCKED LOOP 4
  • 5. PHASE DETECTOR • The two inputs to a phase detector or comparator are the input voltage Vi, at frequency fi and the feedback voltage from a Voltage controlled oscillator (VCO) at frequency fo. • The phase detector compares these two signals and produces a dc voltage Ve, which is proportional to the phase difference between fi and fo. The output voltage Ve of the phase detector is called as “error voltage”. This error voltage is then applied to a low pass filter. PHASE DETECTOR • ANALOG • DIGITAL • FLIP-FLOP 5 Types
  • 6. LOW PASS FILTER • The low pass filter removes the high frequency noise present in the phase detector output and produces a ripple-free dc level. • This dc level is amplified to an adequate level and applied to a voltage controlled oscillator. The dc amplifier output voltage is called as the control voltage Vc . 6
  • 7. VOLTAGE CONTROLLED OSCILLATOR • The control voltage Vc is applied at the input of a VCO. The output frequency of VCO is directly proportional to the dc control voltage Vc . • The VCO frequency fO is compared with the input frequency fi by the phase detector and it (VCO frequency) is adjusted continuously until it is equal to the input frequency fi . i.e fO = fi 7
  • 8. PLL IC 565 Pin Configuration 1 2 3 4 5 6 7 14 13 12 11 10 9 8 SE/NE 565 -V Input Input VCO Output Phase Comparator VCO Output Reference Output Demodulated Output External Resistor for VCO External Capacitor for VCO +V NC NC NC NC 8
  • 9. CHARACHTERISITIC of 565 PLL Sr No. CHARACTERISTIC RANGE/VALUE 1 Operating frequency range 0.001Hz to 500KHz 2 Operating voltage range ±6 to ±12 3 Input level required for tracking 10mV rms minimum to 3Vp-p maximum 4 Input impedance 10kΩ typically 5 Output sink current 1mA typically 6 Output source current 10mA typically 7 Drift in VCO center frequency fo with temperature 300 ppm/°C typically 8 Drift in VCO center frequency fo with supply voltage 1.5% / V maximum 9 Triangular wave amplitude Typically 2.4 Vp-p at ±6 supply voltage 10 Triangular wave amplitude Typically 5.4 Vp-p at ±6 supply voltage 11 Bandwidth adjustment range < ± 1 to > to ± 60% 9
  • 10. APPLICATION OF PLL • PLL can be used as: • Frequency Multiplication • Frequency Translation • AM Detection • FM Detection • FSK Demodulation 10
  • 11. Crystal Oscillator Divide by M network Phase detector Low pass filter Error amplifier VCO Divide by N network PLL as a FREQUENCY SYNTHESIZER Output fvco = 𝑓 𝑜𝑠𝑐 𝑁 𝑀 𝑓 𝑜𝑠𝑐 𝑁 𝑀 Input𝑓 𝑜𝑠𝑐 PHASE LOCKED LOOP BLOCK DIAGRAM 11
  • 12. OPEARATION of PLL as a FREQUENCY SYNTEHSIZER • The frequency synthesizer is supposed to produce an output signal, the frequency of which can be precisely adjusted to any value in a prescribed range. The output of a synthesizer should be stable. • In order to ensure the stability of output frequency, a crystal oscillator of frequency fosc is used. • The output frequency of crystal oscillator is divided by M with the help of M network. Thus the input frequency to PLL is (fosc/M) as shown in following figure. 12
  • 13. • The PLL will compare this frequency with the frequency at the output of divide by N network, and will try to adjust this frequency equal to 𝑓 𝑜𝑠𝑐 𝑀 . • In order to obtain the same frequency i.e. (fosc/M) at the output of divide by N network, the VCO frequency should be adjusted to: fvco = 𝑓 𝑜𝑠𝑐 𝑁 𝑀 13
  • 14. AM DETECTION USING PLL Phase shift at 90o Phase detector Low Pass filter 14 PLL VCO output Demodulatedoutput AM Input BLOCK DIAGRAM
  • 15. • The AM signal to be demodulated is applied to the 90o phase shifting network as well as the PLL. • The PLL is locked to the carrier frequency of the AM signal. Therefore the VCO output frequency is same as the unmodulated carrier. • When the VCO output is locked with AM signal perfectly, the phase shift between the two is 90o 15 OPEARATION of PLL as a AM DETECTOR
  • 16. • In order to nullify this phase shift, the AM signal is phase shifted by 90°. This will bring both the inputs to the phase detector in phase. • The phase detector circuit is basically a multiplier which will produce both sum and difference components of frequencies at its output. • The low pass filter will allow only those frequency components which are close to carrier and lower than it. • The advantage of using the AM detector using PLL is its high noise immunity which is not possible to obtain using the conventional peak detector type AM detector FM Detection using PLL. 16

Editor's Notes

  1. Phase detector can be of 3 types: 1 analog 2 digital 3 flip-flop
  2. It is pin configuration of PLL IC 565
  3. This is a block diagram of frequency synthesizer. Frequency synthesizer is an electronic system for generating any range of frequencies from single time based oscillator.
  4. This is the block diagram for AM detector. Amplitude modulation is a process for transmission of information via radio carrier wave. And pll is used as one of its component.