SlideShare ist ein Scribd-Unternehmen logo
1 von 10
Downloaden Sie, um offline zu lesen
Innovative Systems Design and Engineering                                                       www.iiste.org
ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online)
Vol 3, No 2, 2012




                               Low Power Schmitt Trigger
                                           Swati Kundra*, Priyanka Soni
         Mody Institute of Technology & Science, Lakshmangarh-332311, India
                       * E-mail of the corresponding author: swati.kundra87@gmail.com


Abstract
The Schmitt Trigger is a comparator circuit that incorporates positive feedback. Noise is being ignored by
CMOS Schmitt Trigger as the hysteresis in a Schmitt Trigger circuit offers a better noise margin and noise
stable operation. And the simulation has been done on Tanner EDA tool at TSMC 130nm technology with 1
V supply voltage. TSPICE simulation results of the circuit confirm the effectiveness of the approach.
Proposed Schmitt Trigger is designed by using less transistor count and a capacitor which results in less
average power consumption with decrease in area. Delay is also decreased by using only one PMOS as
because delay is more concentrated to PMOS due to less mobility of PMOS compare to NMOS.
Keywords: CMOS Schmitt Trigger, Delay, Low power consumption


1. Introduction
Sometimes an input signal to a digital circuit doesn’t directly fit the description of a digital signal. For
various reasons it may have slow rise and/or fall times, or may have acquired some noise that could be
sensed by further circuitry. It may even be an analog signal whose frequency we want to measure. All of
these conditions, and many others, require a specialized circuit that will “clean up” a signal and force it to
true digital shape. The required circuit is called a Schmitt Trigger. It has two possible states just like other
multivibrators. However, the trigger for this circuit to change states is the input voltage level, rather than a
digital pulse. That is, the output state depends on the input level, and will change only as the input crosses a
pre-defined threshold. Therefore Schmitt triggers are bistable networks that are widely used to enhance the
immunity of circuits to noise and disturbances [1]. They play a critical role in a number of emerging
applications including frequency doublers [2], retinal focal plane sensors [3], sub-threshold SRAM [4],
image sensors [5], and wireless transponders and sensors [6], [7], to name a few. Schmitt triggers are
traditionally implemented using operational amplifiers with a resistive positive feedback [8]. These Schmitt
triggers suffer from high power consumption.
The main difference between Schmitt triggers and comparators lies in the DC transfer characteristics. The
comparator shows only one switching threshold, while Schmitt trigger shows different switching thresholds
for positive-going and negative-going input signals. This characteristic is called hysteresis. If the noise
magnitude of the input signal is less than the switching threshold difference, Schmitt trigger will not
respond, thus making Schmitt trigger immune to the undesired noise. The Schmitt trigger is a circuit that
converts a varying voltage into a stable logical signal (one or zero). The DC transfer characteristic needs
hysteresis to reduce the sensitivity to noise and disturbances. The hysteresis in a Schmitt trigger offers
better noise margin and noise stable operation. With proliferation of portable devices, low power circuits
are extremely desirable. In a recent work [9], a low power Schmitt trigger circuit design is reported for 3V
operations.


2. Schmitt Trigger
When the input is higher than a certain chosen threshold, the output is high; when the input is below
another (lower) chosen threshold, the output is low; when the input is between the two, the output retains its
value. The trigger is so named because the output retains its value until the input changes sufficiently to
                                                      43
Innovative Systems Design and Engineering                                                       www.iiste.org
ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online)
Vol 3, No 2, 2012


trigger a change. This dual threshold action is called hysteresis, and implies that the Schmitt Trigger has
some memory. The benefit of a Schmitt Trigger over a circuit with only a single input threshold is greater
stability (noise immunity).
With only one input threshold, a noisy input signal near that threshold could cause the output to switch
rapidly back and forth from noise alone. A noisy Schmitt Trigger input signal near one threshold can cause
only one switch in output value, after which it would have to move to the other threshold in order to cause
another switch. The Schmitt Trigger circuit has been widely used in the input buffers to increase noise
immunity. The circuit and the transfer curve of the conventional Schmitt Trigger circuit are shown in
conventional circuit. Transistors P1, P2, P3, N1, N2, and N3 in Figure 1 are the I/O devices with the normal
operation voltage of VDD. If the board voltage is equal to VDD, the gate-drain and gate-source voltages of
transistors P1, P2, P3, N1, N2, and N3 in Fig.1 will not exceed VDD. Thus, the conventional Schmitt Trigger
circuit can be operated without suffering high-voltage gate-oxide overstress. As shown in Figure 1, the
conventional Schmitt Trigger circuit with different high-to-low and low-to-high transition threshold
voltages (and) has better noise immunity than the inverter means switching voltage Vhl and Vlh is shown is
shown in this Figure 2. When the input signal IN goes up to VDD means VOH from GND, the threshold
voltage of the conventional Schmitt Trigger circuit is. In other words, the output signal OUT is pulled low
when the signal IN exceeds the high-to-low threshold voltage. Similarly, when the input signal IN goes
down to VOL i.e GND from VOH, the threshold voltage of the conventional Schmitt Trigger circuit. In other
words, the output signal OUT is pulled up when the input signal IN is lower than the low-to-high threshold
voltage. Hence, the noise immunity of the conventional Schmitt Trigger[10] circuit is better than that of
inverter. The threshold voltages and can be adjusted by controlling the device dimensions of those
transistors [11].




                                          Figure 1. Schmitt Trigger.
The standard cascade architecture used in the CMOS Schmitt Trigger circuit design [12] is shown in the
Figure 1 limits lowering of the operating voltage. The operation of the Schmitt Trigger circuit is as follows.
Initially, IN = 0 V, the two stacked p-MOSFET (P1 and P2) will be on. Hence OUT = VDD. When IN rises
to VTN, N1 is on. But N2 is still off since N3 is on and source voltage of N2 is VDD. Now N1 and N3 form
an inverting NMOS amplifier. Thus, source voltage of N2 is falling with increasing IN. When source
voltage of N2 drops to VTN, N2 is on. Now both N2 and N1 are on, OUT approaches to 0V rapidly and N3
becomes off. When IN approaches VDD, the two stacked n-MOSFET (N1 and N2) will be on. Hence OUT =
0. When IN falls to |VTP |, P1 is on. But P2 is still off since P3 is on and source voltage of P2 is 0 V. Now P1
and P3 form an inverting PMOS amplifier. Thus, source voltage of P2 is rising with decreasing IN. When
source voltage of P2 rises to |VTP|, P2 is on. Now both P1 and P2 are on, OUT approaches to VDD rapidly
and P3 becomes off.
                                                      44
Innovative Systems Design and Engineering                                                     www.iiste.org
ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online)
Vol 3, No 2, 2012




                                      Figure 2. Voltage Transfer Curve


The voltage transfers characteristic exhibits a typical hysteresis behavior as shown in Figure 2. In Figure 2,
VOH is the maximum output voltage and VOL is the minimum output voltage. Vhl is the input voltage at
which output switches from VOH to VOL. Vlh is the input voltage at which output switches from VOL to VOH.
Vhw is called the hysteresis width[13]. The voltages, Vhl, Vlh and Vhw are given by [12].


                                                                                                           (1)


                                                                                                           (2)


                                                                                                           (3)


where the ratio                 . The n- and p-MOSFETs’ transconductance parameters are βn and βp,
respectively.
The basic circuit of Schmitt Trigger is shown in Fig.1. We can divide into two parts, depending on whether
the output is high or low. If the output is low, then P3 is on and N3 is off and p-channel portion is used in
calculating the switching point voltages, while if the output is high, N3 is on and P3 is off and n-channel
portion is used to calculate the switching point voltages. Also, if the output is high, P2 and P1 are on,
providing a DC path to VDD. Now assume that output is high (=VDD) and the input is low (=0V). The
bottom portion of the Schmitt Trigger in calculating the upper switching point voltage, Vhl. MOSFETs N1
and N2 are off, with IN = 0V while N3 is on. The source of N3 floats to VDD-VTHN, or approximately 4V for
VDD=5V. This point is labeled as Vx.
With IN less than the threshold voltage of N1, Vx remains at VDD-VTHN3. As IN is increased further, N1
begins to turn on and the voltage, Vx, starts to fall toward ground. The high switching point voltage is
defined when


                                                                                                           (4)


or when N2 starts to turn on. As N2 starts to turn on, the output starts to move toward ground, causing N3
                                                     45
Innovative Systems Design and Engineering                                                     www.iiste.org
ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online)
Vol 3, No 2, 2012


to start turning off. This in turn causes Vx to fall further, turning N2 on even more. This continues until N3
is totally off and N2 and N1 are on. This positive feedback causes the switching point voltage to be very
well defined [13]. When equation (4) is valid, the currents flowing in N1 and N3 are essentially the same.
Equating these currents gives


                                                                                                           (5)


Since the sources of N2 and N3 are tied together, VTHN2 = VTHN3 the increase in the threshold voltages from
the body effect is the same for each MOSFET. The combination of equations (4) and (5) yields


                                                                                                           (6)


The threshold voltage of N1, given by VTHN in this equation, is zero body bias threshold voltage (=0.8V in
our long channel CMOS process and 0.25V in the short channel process). Given a specific upper switching
point voltage, the ratio of MOSFET transconductors is determined by solving this equation. A general
design rule for selecting the size of N2, that is, β2, is to require that


                                                                                                           (7)


Since N2 is used as a switch.
A similar analysis can be used to determine the lower switching point voltage, Vlh, resulting in the
following design equation. Means in this upper half of the circuit is used for calculating this value with the
help of P1, P2, P3.


                                                                                                           (8)


3. Conventional Schmitt Trigger
The schematic of conventional CMOS Schmitt Trigger is shown in Figure 3. and its corresponding input
output waveform in Figure 4. The average power consumed is 6.654744e-008 watts.




                                                     46
Innovative Systems Design and Engineering                                               www.iiste.org
ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online)
Vol 3, No 2, 2012




                       Figure 3. Schematic of conventional Schmitt Trigger.




              Figure 4. Input and output waveform of the conventional Schmitt Trigger


   Hysteresis loop of the Schmitt Trigger is shown in Figure 5.




                                                47
Innovative Systems Design and Engineering                                                    www.iiste.org
ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online)
Vol 3, No 2, 2012




                   Figure 5. Hysteresis curve of the conventional Schmitt Trigger

4. Proposed Schmitt Trigger
Compared with the traditional 6-transistors Schmitt trigger, Schmitt trigger composed is designed of four
transistors. And designed by using one PMOS and three NMOS and a capacitor, to stable the circuit
capacitor is used between them. And the delay decreases as the delay is more concentrated due to PMOS
because of less mobility of holes as compared to electrons. By using this, less area is used, less delay and
have low average power consumption than the conventional. The schematic of proposed Schmitt Trigger is
shown in Figure 6 and the input output waveform is shown in Figure 7 and hysteresis is shown in Figure 8.
The average power consumed is 5.039027e-008 watts.




                                                    48
Innovative Systems Design and Engineering                                           www.iiste.org
ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online)
Vol 3, No 2, 2012




                         Figure 6. Schematic of Proposed Schmitt Trigger




                 Figure 7. Input and Output waveform of proposed Schmitt Trigger.




                                               49
Innovative Systems Design and Engineering                                                     www.iiste.org
ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online)
Vol 3, No 2, 2012




                           Figure 8. Hysteresis curve of proposed Schmitt Trigger


5. Conclusion
Simulation has been done on tanner EDA tool at TSMC 130nm technology with 1 V supply voltage.
TSPICE simulation results of the circuit confirm the effectiveness of the approach. Proposed Schmitt
Trigger is modified by using four transistors having less average power consumption with decrease in area.
Delay is also decreased by using only one PMOS as because delay is more concentrated to PMOS due to
less mobility of holes compare to electrons. Proposed Schmitt Trigger is formed by using four transistors
and have better performance than the conventional Schmitt Trigger. As there is less transistor count by
which area is reduced and delay is also reduced. The average power consumption of the proposed Schmitt
Trigger is less in comparison to conventional Schmitt Trigger. Measured results verified the principle of
operation and the characteristics of this low power Schmitt trigger circuit. The circuit has been used in the
design of low power, very low frequency integrator oscillators.


References
[1] O. Schmitt (Jan 1938), "A thermionic trigger," J. Scientific Instruments, pp. 24-26.
[2] S. Seo, Y. Jeong, and J. Kenney (2007), "A modified CMOS frequency doubler considering delay time
matching condition”, Proc. Int 'I Symp. Info. Tech. Converg., pp. 392-395.
[3] C. Wu and C. Chiang (Aug 2004), "A low-photo current CMOS retinal focal-plane sensor with a
pseudo-BJT smoothing network and an adaptive current Schmitt trigger for scanner applications," IEEE
Sensors J. 4(4), 510-518.
[4] Kulkarni, K. Kim, and K. Roy (Oct 2007), "A 160 mV robust Schmitt trigger based sub-threshold
SRAM," IEEE J. Solid-State Circuits 42(10), 2303-2313.
[5] D. Park, 1. Rhee, and Y. Joo (2009), "Wide dynamic range and high SNR self reset CMOS image sensor
                                                     50
Innovative Systems Design and Engineering                                                  www.iiste.org
ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online)
Vol 3, No 2, 2012


using a Schmitt trigger”, Proc. IEEE Sensor Conf., pp. 294-296.
[6] W. Liu, K. Vichienchom, M. Clements, S. DeMarco, C. Hughes, E. McGucken, M. Humayun, E. de
Juan, J. Weiland, and R. Greenberg (Oct 2000), "A neuro-stimulus chip with telemetry unit for retinal
prosthetic device", IEEE J. Solid-State Circuits 10(35), 1487-1497.
[7] B. Choi, 1. Yao, S. Han, X., Xie, G. Li, and Z. Wang (2007), "A 2.4 GHz low power wireless transceiver
analog front-end for endoscopy capsule system", Analog Integr Circ Sig Process 51(14), 59-71.
[8] A. Sedra and K. Smith (1998), Microelectronic circuits, (4th Edition), New York.
[9] AL-SARAWI, S.F. (2002), “Low power Schmitt trigger circuit”, Electron. Lett. 38(18), 1009–1010.
[10] Filanovsky, I. M., Baltes, H. (1994), ”CMOS Schmitt Trigger Design”, IEEE Transactions Circuits
System 41(1), 46-49.
[11] D. A. Hodges and H. G, Jackson (1983), Analysis and Design of Digital Integrated Circuits, New York:
McGraw- Hill.
[12] D. A. Hodges, H.G. Jackson and R. A. Saleh (2004), Analysis and Design of Digital Integrated Circuits
in Deep Submicron Technology (3rd Edition), New York: McGraw-Hill.
[13] R. Jacob Baker (1964), CMOS Circuit Design, Layout and Simulation (3rd Edition), New York: Wiley.




                                                    51
International Journals Call for Paper
The IISTE, a U.S. publisher, is currently hosting the academic journals listed below. The peer review process of the following journals
usually takes LESS THAN 14 business days and IISTE usually publishes a qualified article within 30 days. Authors should
send their full paper to the following email address. More information can be found in the IISTE website : www.iiste.org

Business, Economics, Finance and Management               PAPER SUBMISSION EMAIL
European Journal of Business and Management               EJBM@iiste.org
Research Journal of Finance and Accounting                RJFA@iiste.org
Journal of Economics and Sustainable Development          JESD@iiste.org
Information and Knowledge Management                      IKM@iiste.org
Developing Country Studies                                DCS@iiste.org
Industrial Engineering Letters                            IEL@iiste.org


Physical Sciences, Mathematics and Chemistry              PAPER SUBMISSION EMAIL
Journal of Natural Sciences Research                      JNSR@iiste.org
Chemistry and Materials Research                          CMR@iiste.org
Mathematical Theory and Modeling                          MTM@iiste.org
Advances in Physics Theories and Applications             APTA@iiste.org
Chemical and Process Engineering Research                 CPER@iiste.org


Engineering, Technology and Systems                       PAPER SUBMISSION EMAIL
Computer Engineering and Intelligent Systems              CEIS@iiste.org
Innovative Systems Design and Engineering                 ISDE@iiste.org
Journal of Energy Technologies and Policy                 JETP@iiste.org
Information and Knowledge Management                      IKM@iiste.org
Control Theory and Informatics                            CTI@iiste.org
Journal of Information Engineering and Applications       JIEA@iiste.org
Industrial Engineering Letters                            IEL@iiste.org
Network and Complex Systems                               NCS@iiste.org


Environment, Civil, Materials Sciences                    PAPER SUBMISSION EMAIL
Journal of Environment and Earth Science                  JEES@iiste.org
Civil and Environmental Research                          CER@iiste.org
Journal of Natural Sciences Research                      JNSR@iiste.org
Civil and Environmental Research                          CER@iiste.org


Life Science, Food and Medical Sciences                   PAPER SUBMISSION EMAIL
Journal of Natural Sciences Research                      JNSR@iiste.org
Journal of Biology, Agriculture and Healthcare            JBAH@iiste.org
Food Science and Quality Management                       FSQM@iiste.org
Chemistry and Materials Research                          CMR@iiste.org


Education, and other Social Sciences                      PAPER SUBMISSION EMAIL
Journal of Education and Practice                         JEP@iiste.org
Journal of Law, Policy and Globalization                  JLPG@iiste.org                       Global knowledge sharing:
New Media and Mass Communication                          NMMC@iiste.org                       EBSCO, Index Copernicus, Ulrich's
Journal of Energy Technologies and Policy                 JETP@iiste.org                       Periodicals Directory, JournalTOCS, PKP
Historical Research Letter                                HRL@iiste.org                        Open Archives Harvester, Bielefeld
                                                                                               Academic Search Engine, Elektronische
Public Policy and Administration Research                 PPAR@iiste.org                       Zeitschriftenbibliothek EZB, Open J-Gate,
International Affairs and Global Strategy                 IAGS@iiste.org                       OCLC WorldCat, Universe Digtial Library ,
Research on Humanities and Social Sciences                RHSS@iiste.org                       NewJour, Google Scholar.

Developing Country Studies                                DCS@iiste.org                        IISTE is member of CrossRef. All journals
Arts and Design Studies                                   ADS@iiste.org                        have high IC Impact Factor Values (ICV).

Weitere ähnliche Inhalte

Was ist angesagt?

Comparison of logic families using nand gate
Comparison of logic families using nand gateComparison of logic families using nand gate
Comparison of logic families using nand gateeSAT Journals
 
Microwave- directional coupler paramets & applications
Microwave- directional coupler paramets & applicationsMicrowave- directional coupler paramets & applications
Microwave- directional coupler paramets & applicationsJETISH
 
Equal Split Wilkinson Power Divider - Project Presentation
Equal Split Wilkinson Power Divider - Project PresentationEqual Split Wilkinson Power Divider - Project Presentation
Equal Split Wilkinson Power Divider - Project PresentationBhanwar Singh Meena
 
RF Circuit Design - [Ch4-2] LNA, PA, and Broadband Amplifier
RF Circuit Design - [Ch4-2] LNA, PA, and Broadband AmplifierRF Circuit Design - [Ch4-2] LNA, PA, and Broadband Amplifier
RF Circuit Design - [Ch4-2] LNA, PA, and Broadband AmplifierSimen Li
 
Multiband Transceivers - [Chapter 2] Noises and Linearities
Multiband Transceivers - [Chapter 2]  Noises and LinearitiesMultiband Transceivers - [Chapter 2]  Noises and Linearities
Multiband Transceivers - [Chapter 2] Noises and LinearitiesSimen Li
 
RF circuit design using ADS
RF circuit design using ADSRF circuit design using ADS
RF circuit design using ADSankit_master
 
9. article azojete vol 11 103 113 dibal
9. article azojete vol 11 103 113 dibal9. article azojete vol 11 103 113 dibal
9. article azojete vol 11 103 113 dibalOyeniyi Samuel
 
Appliance timer cum-clap switch
Appliance timer cum-clap switchAppliance timer cum-clap switch
Appliance timer cum-clap switchviv3ksharma
 
555 and 556 timer circuits
555 and 556 timer circuits555 and 556 timer circuits
555 and 556 timer circuitsEdmund Merren
 
Rs232 laser transceiver
Rs232 laser transceiverRs232 laser transceiver
Rs232 laser transceiverNoopur Koli
 
SPICE MODEL of NJU7043 in SPICE PARK
SPICE MODEL of NJU7043 in SPICE PARKSPICE MODEL of NJU7043 in SPICE PARK
SPICE MODEL of NJU7043 in SPICE PARKTsuyoshi Horigome
 
Original High Performance Off-Line Controller IC ACT30 CT30 30 New Active-Semi
Original High Performance Off-Line Controller IC ACT30 CT30 30 New Active-SemiOriginal High Performance Off-Line Controller IC ACT30 CT30 30 New Active-Semi
Original High Performance Off-Line Controller IC ACT30 CT30 30 New Active-SemiAUTHELECTRONIC
 

Was ist angesagt? (19)

Comparison of logic families using nand gate
Comparison of logic families using nand gateComparison of logic families using nand gate
Comparison of logic families using nand gate
 
Microwave- directional coupler paramets & applications
Microwave- directional coupler paramets & applicationsMicrowave- directional coupler paramets & applications
Microwave- directional coupler paramets & applications
 
Lm324
Lm324Lm324
Lm324
 
Equal Split Wilkinson Power Divider - Project Presentation
Equal Split Wilkinson Power Divider - Project PresentationEqual Split Wilkinson Power Divider - Project Presentation
Equal Split Wilkinson Power Divider - Project Presentation
 
RF Circuit Design - [Ch4-2] LNA, PA, and Broadband Amplifier
RF Circuit Design - [Ch4-2] LNA, PA, and Broadband AmplifierRF Circuit Design - [Ch4-2] LNA, PA, and Broadband Amplifier
RF Circuit Design - [Ch4-2] LNA, PA, and Broadband Amplifier
 
Multiband Transceivers - [Chapter 2] Noises and Linearities
Multiband Transceivers - [Chapter 2]  Noises and LinearitiesMultiband Transceivers - [Chapter 2]  Noises and Linearities
Multiband Transceivers - [Chapter 2] Noises and Linearities
 
4057
40574057
4057
 
8-15
8-158-15
8-15
 
RF circuit design using ADS
RF circuit design using ADSRF circuit design using ADS
RF circuit design using ADS
 
9. article azojete vol 11 103 113 dibal
9. article azojete vol 11 103 113 dibal9. article azojete vol 11 103 113 dibal
9. article azojete vol 11 103 113 dibal
 
Appliance timer cum-clap switch
Appliance timer cum-clap switchAppliance timer cum-clap switch
Appliance timer cum-clap switch
 
555 and 556 timer circuits
555 and 556 timer circuits555 and 556 timer circuits
555 and 556 timer circuits
 
Lec 07(sensors 2)
Lec 07(sensors 2)Lec 07(sensors 2)
Lec 07(sensors 2)
 
Rs232 laser transceiver
Rs232 laser transceiverRs232 laser transceiver
Rs232 laser transceiver
 
S prox
S proxS prox
S prox
 
SPICE MODEL of NJU7043 in SPICE PARK
SPICE MODEL of NJU7043 in SPICE PARKSPICE MODEL of NJU7043 in SPICE PARK
SPICE MODEL of NJU7043 in SPICE PARK
 
Mtr3000 en
Mtr3000 enMtr3000 en
Mtr3000 en
 
Original High Performance Off-Line Controller IC ACT30 CT30 30 New Active-Semi
Original High Performance Off-Line Controller IC ACT30 CT30 30 New Active-SemiOriginal High Performance Off-Line Controller IC ACT30 CT30 30 New Active-Semi
Original High Performance Off-Line Controller IC ACT30 CT30 30 New Active-Semi
 
Electronic components at wagneronline.com.au
Electronic components at wagneronline.com.auElectronic components at wagneronline.com.au
Electronic components at wagneronline.com.au
 

Ähnlich wie 11.low power schmitt trigger

A New Design Technique to Reduce the Ground Bounce Noise and Leakage in Four ...
A New Design Technique to Reduce the Ground Bounce Noise and Leakage in Four ...A New Design Technique to Reduce the Ground Bounce Noise and Leakage in Four ...
A New Design Technique to Reduce the Ground Bounce Noise and Leakage in Four ...IDES Editor
 
Soft-Switching Two-Switch Resonant AC-DC Converter
Soft-Switching Two-Switch Resonant AC-DC ConverterSoft-Switching Two-Switch Resonant AC-DC Converter
Soft-Switching Two-Switch Resonant AC-DC ConverterIRJET Journal
 
Review of Step down Converter with Efficient ZVS Operation
Review of Step down Converter with Efficient ZVS OperationReview of Step down Converter with Efficient ZVS Operation
Review of Step down Converter with Efficient ZVS OperationIJRST Journal
 
Coupled inductor boost integrated flyback converter with high-voltage gain-1
Coupled inductor boost integrated flyback converter with high-voltage gain-1Coupled inductor boost integrated flyback converter with high-voltage gain-1
Coupled inductor boost integrated flyback converter with high-voltage gain-1Jeetendra Prasad
 
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITPOWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITAnil Yadav
 
A Passive Lossless Soft-Switching Snubber for Telecom Power Supplies
A Passive Lossless Soft-Switching Snubber for Telecom Power SuppliesA Passive Lossless Soft-Switching Snubber for Telecom Power Supplies
A Passive Lossless Soft-Switching Snubber for Telecom Power SuppliesIJTET Journal
 
Design & Implementation of Zero Voltage Switching Buck Converter
Design & Implementation of Zero Voltage Switching Buck ConverterDesign & Implementation of Zero Voltage Switching Buck Converter
Design & Implementation of Zero Voltage Switching Buck ConverterIJERA Editor
 
Basic CMOS differential pair (qualitative analysis)
Basic CMOS differential pair (qualitative analysis)Basic CMOS differential pair (qualitative analysis)
Basic CMOS differential pair (qualitative analysis)shantanu Chutiya begger
 
Closed Loop Analysis of Single-Inductor Dual-Output Buck Converters with Mix-...
Closed Loop Analysis of Single-Inductor Dual-Output Buck Converters with Mix-...Closed Loop Analysis of Single-Inductor Dual-Output Buck Converters with Mix-...
Closed Loop Analysis of Single-Inductor Dual-Output Buck Converters with Mix-...IOSR Journals
 
digitalelectronicslogicfamilies-190628101225-converted.pptx
digitalelectronicslogicfamilies-190628101225-converted.pptxdigitalelectronicslogicfamilies-190628101225-converted.pptx
digitalelectronicslogicfamilies-190628101225-converted.pptxBijaySharma51
 
Power consumption
Power consumptionPower consumption
Power consumptionsdpable
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic familiesBLESSINAR0
 
Design of Ota-C Filter for Biomedical Applications
Design of Ota-C Filter for Biomedical ApplicationsDesign of Ota-C Filter for Biomedical Applications
Design of Ota-C Filter for Biomedical ApplicationsIOSR Journals
 
IRJET- A Novel Topology for a Single Phase Hyperlevel Inverter using a Single...
IRJET- A Novel Topology for a Single Phase Hyperlevel Inverter using a Single...IRJET- A Novel Topology for a Single Phase Hyperlevel Inverter using a Single...
IRJET- A Novel Topology for a Single Phase Hyperlevel Inverter using a Single...IRJET Journal
 
Simulation of Boost Converter Using MATLAB SIMULINK.
Simulation of  Boost Converter Using MATLAB SIMULINK.Simulation of  Boost Converter Using MATLAB SIMULINK.
Simulation of Boost Converter Using MATLAB SIMULINK.Raviraj solanki
 
IRJET- Comparison of Power Dissipation in Inverter using SVL Techniques
IRJET- Comparison of Power Dissipation in Inverter using SVL TechniquesIRJET- Comparison of Power Dissipation in Inverter using SVL Techniques
IRJET- Comparison of Power Dissipation in Inverter using SVL TechniquesIRJET Journal
 

Ähnlich wie 11.low power schmitt trigger (20)

A New Design Technique to Reduce the Ground Bounce Noise and Leakage in Four ...
A New Design Technique to Reduce the Ground Bounce Noise and Leakage in Four ...A New Design Technique to Reduce the Ground Bounce Noise and Leakage in Four ...
A New Design Technique to Reduce the Ground Bounce Noise and Leakage in Four ...
 
Soft-Switching Two-Switch Resonant AC-DC Converter
Soft-Switching Two-Switch Resonant AC-DC ConverterSoft-Switching Two-Switch Resonant AC-DC Converter
Soft-Switching Two-Switch Resonant AC-DC Converter
 
Digital logic families
Digital logic familiesDigital logic families
Digital logic families
 
schmit trigger
schmit triggerschmit trigger
schmit trigger
 
Review of Step down Converter with Efficient ZVS Operation
Review of Step down Converter with Efficient ZVS OperationReview of Step down Converter with Efficient ZVS Operation
Review of Step down Converter with Efficient ZVS Operation
 
Coupled inductor boost integrated flyback converter with high-voltage gain-1
Coupled inductor boost integrated flyback converter with high-voltage gain-1Coupled inductor boost integrated flyback converter with high-voltage gain-1
Coupled inductor boost integrated flyback converter with high-voltage gain-1
 
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUITPOWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
 
A Passive Lossless Soft-Switching Snubber for Telecom Power Supplies
A Passive Lossless Soft-Switching Snubber for Telecom Power SuppliesA Passive Lossless Soft-Switching Snubber for Telecom Power Supplies
A Passive Lossless Soft-Switching Snubber for Telecom Power Supplies
 
Design & Implementation of Zero Voltage Switching Buck Converter
Design & Implementation of Zero Voltage Switching Buck ConverterDesign & Implementation of Zero Voltage Switching Buck Converter
Design & Implementation of Zero Voltage Switching Buck Converter
 
C1103022832
C1103022832C1103022832
C1103022832
 
Basic CMOS differential pair (qualitative analysis)
Basic CMOS differential pair (qualitative analysis)Basic CMOS differential pair (qualitative analysis)
Basic CMOS differential pair (qualitative analysis)
 
Ep24889895
Ep24889895Ep24889895
Ep24889895
 
Closed Loop Analysis of Single-Inductor Dual-Output Buck Converters with Mix-...
Closed Loop Analysis of Single-Inductor Dual-Output Buck Converters with Mix-...Closed Loop Analysis of Single-Inductor Dual-Output Buck Converters with Mix-...
Closed Loop Analysis of Single-Inductor Dual-Output Buck Converters with Mix-...
 
digitalelectronicslogicfamilies-190628101225-converted.pptx
digitalelectronicslogicfamilies-190628101225-converted.pptxdigitalelectronicslogicfamilies-190628101225-converted.pptx
digitalelectronicslogicfamilies-190628101225-converted.pptx
 
Power consumption
Power consumptionPower consumption
Power consumption
 
Digital electronics logic families
Digital electronics logic familiesDigital electronics logic families
Digital electronics logic families
 
Design of Ota-C Filter for Biomedical Applications
Design of Ota-C Filter for Biomedical ApplicationsDesign of Ota-C Filter for Biomedical Applications
Design of Ota-C Filter for Biomedical Applications
 
IRJET- A Novel Topology for a Single Phase Hyperlevel Inverter using a Single...
IRJET- A Novel Topology for a Single Phase Hyperlevel Inverter using a Single...IRJET- A Novel Topology for a Single Phase Hyperlevel Inverter using a Single...
IRJET- A Novel Topology for a Single Phase Hyperlevel Inverter using a Single...
 
Simulation of Boost Converter Using MATLAB SIMULINK.
Simulation of  Boost Converter Using MATLAB SIMULINK.Simulation of  Boost Converter Using MATLAB SIMULINK.
Simulation of Boost Converter Using MATLAB SIMULINK.
 
IRJET- Comparison of Power Dissipation in Inverter using SVL Techniques
IRJET- Comparison of Power Dissipation in Inverter using SVL TechniquesIRJET- Comparison of Power Dissipation in Inverter using SVL Techniques
IRJET- Comparison of Power Dissipation in Inverter using SVL Techniques
 

Mehr von Alexander Decker

Abnormalities of hormones and inflammatory cytokines in women affected with p...
Abnormalities of hormones and inflammatory cytokines in women affected with p...Abnormalities of hormones and inflammatory cytokines in women affected with p...
Abnormalities of hormones and inflammatory cytokines in women affected with p...Alexander Decker
 
A validation of the adverse childhood experiences scale in
A validation of the adverse childhood experiences scale inA validation of the adverse childhood experiences scale in
A validation of the adverse childhood experiences scale inAlexander Decker
 
A usability evaluation framework for b2 c e commerce websites
A usability evaluation framework for b2 c e commerce websitesA usability evaluation framework for b2 c e commerce websites
A usability evaluation framework for b2 c e commerce websitesAlexander Decker
 
A universal model for managing the marketing executives in nigerian banks
A universal model for managing the marketing executives in nigerian banksA universal model for managing the marketing executives in nigerian banks
A universal model for managing the marketing executives in nigerian banksAlexander Decker
 
A unique common fixed point theorems in generalized d
A unique common fixed point theorems in generalized dA unique common fixed point theorems in generalized d
A unique common fixed point theorems in generalized dAlexander Decker
 
A trends of salmonella and antibiotic resistance
A trends of salmonella and antibiotic resistanceA trends of salmonella and antibiotic resistance
A trends of salmonella and antibiotic resistanceAlexander Decker
 
A transformational generative approach towards understanding al-istifham
A transformational  generative approach towards understanding al-istifhamA transformational  generative approach towards understanding al-istifham
A transformational generative approach towards understanding al-istifhamAlexander Decker
 
A time series analysis of the determinants of savings in namibia
A time series analysis of the determinants of savings in namibiaA time series analysis of the determinants of savings in namibia
A time series analysis of the determinants of savings in namibiaAlexander Decker
 
A therapy for physical and mental fitness of school children
A therapy for physical and mental fitness of school childrenA therapy for physical and mental fitness of school children
A therapy for physical and mental fitness of school childrenAlexander Decker
 
A theory of efficiency for managing the marketing executives in nigerian banks
A theory of efficiency for managing the marketing executives in nigerian banksA theory of efficiency for managing the marketing executives in nigerian banks
A theory of efficiency for managing the marketing executives in nigerian banksAlexander Decker
 
A systematic evaluation of link budget for
A systematic evaluation of link budget forA systematic evaluation of link budget for
A systematic evaluation of link budget forAlexander Decker
 
A synthetic review of contraceptive supplies in punjab
A synthetic review of contraceptive supplies in punjabA synthetic review of contraceptive supplies in punjab
A synthetic review of contraceptive supplies in punjabAlexander Decker
 
A synthesis of taylor’s and fayol’s management approaches for managing market...
A synthesis of taylor’s and fayol’s management approaches for managing market...A synthesis of taylor’s and fayol’s management approaches for managing market...
A synthesis of taylor’s and fayol’s management approaches for managing market...Alexander Decker
 
A survey paper on sequence pattern mining with incremental
A survey paper on sequence pattern mining with incrementalA survey paper on sequence pattern mining with incremental
A survey paper on sequence pattern mining with incrementalAlexander Decker
 
A survey on live virtual machine migrations and its techniques
A survey on live virtual machine migrations and its techniquesA survey on live virtual machine migrations and its techniques
A survey on live virtual machine migrations and its techniquesAlexander Decker
 
A survey on data mining and analysis in hadoop and mongo db
A survey on data mining and analysis in hadoop and mongo dbA survey on data mining and analysis in hadoop and mongo db
A survey on data mining and analysis in hadoop and mongo dbAlexander Decker
 
A survey on challenges to the media cloud
A survey on challenges to the media cloudA survey on challenges to the media cloud
A survey on challenges to the media cloudAlexander Decker
 
A survey of provenance leveraged
A survey of provenance leveragedA survey of provenance leveraged
A survey of provenance leveragedAlexander Decker
 
A survey of private equity investments in kenya
A survey of private equity investments in kenyaA survey of private equity investments in kenya
A survey of private equity investments in kenyaAlexander Decker
 
A study to measures the financial health of
A study to measures the financial health ofA study to measures the financial health of
A study to measures the financial health ofAlexander Decker
 

Mehr von Alexander Decker (20)

Abnormalities of hormones and inflammatory cytokines in women affected with p...
Abnormalities of hormones and inflammatory cytokines in women affected with p...Abnormalities of hormones and inflammatory cytokines in women affected with p...
Abnormalities of hormones and inflammatory cytokines in women affected with p...
 
A validation of the adverse childhood experiences scale in
A validation of the adverse childhood experiences scale inA validation of the adverse childhood experiences scale in
A validation of the adverse childhood experiences scale in
 
A usability evaluation framework for b2 c e commerce websites
A usability evaluation framework for b2 c e commerce websitesA usability evaluation framework for b2 c e commerce websites
A usability evaluation framework for b2 c e commerce websites
 
A universal model for managing the marketing executives in nigerian banks
A universal model for managing the marketing executives in nigerian banksA universal model for managing the marketing executives in nigerian banks
A universal model for managing the marketing executives in nigerian banks
 
A unique common fixed point theorems in generalized d
A unique common fixed point theorems in generalized dA unique common fixed point theorems in generalized d
A unique common fixed point theorems in generalized d
 
A trends of salmonella and antibiotic resistance
A trends of salmonella and antibiotic resistanceA trends of salmonella and antibiotic resistance
A trends of salmonella and antibiotic resistance
 
A transformational generative approach towards understanding al-istifham
A transformational  generative approach towards understanding al-istifhamA transformational  generative approach towards understanding al-istifham
A transformational generative approach towards understanding al-istifham
 
A time series analysis of the determinants of savings in namibia
A time series analysis of the determinants of savings in namibiaA time series analysis of the determinants of savings in namibia
A time series analysis of the determinants of savings in namibia
 
A therapy for physical and mental fitness of school children
A therapy for physical and mental fitness of school childrenA therapy for physical and mental fitness of school children
A therapy for physical and mental fitness of school children
 
A theory of efficiency for managing the marketing executives in nigerian banks
A theory of efficiency for managing the marketing executives in nigerian banksA theory of efficiency for managing the marketing executives in nigerian banks
A theory of efficiency for managing the marketing executives in nigerian banks
 
A systematic evaluation of link budget for
A systematic evaluation of link budget forA systematic evaluation of link budget for
A systematic evaluation of link budget for
 
A synthetic review of contraceptive supplies in punjab
A synthetic review of contraceptive supplies in punjabA synthetic review of contraceptive supplies in punjab
A synthetic review of contraceptive supplies in punjab
 
A synthesis of taylor’s and fayol’s management approaches for managing market...
A synthesis of taylor’s and fayol’s management approaches for managing market...A synthesis of taylor’s and fayol’s management approaches for managing market...
A synthesis of taylor’s and fayol’s management approaches for managing market...
 
A survey paper on sequence pattern mining with incremental
A survey paper on sequence pattern mining with incrementalA survey paper on sequence pattern mining with incremental
A survey paper on sequence pattern mining with incremental
 
A survey on live virtual machine migrations and its techniques
A survey on live virtual machine migrations and its techniquesA survey on live virtual machine migrations and its techniques
A survey on live virtual machine migrations and its techniques
 
A survey on data mining and analysis in hadoop and mongo db
A survey on data mining and analysis in hadoop and mongo dbA survey on data mining and analysis in hadoop and mongo db
A survey on data mining and analysis in hadoop and mongo db
 
A survey on challenges to the media cloud
A survey on challenges to the media cloudA survey on challenges to the media cloud
A survey on challenges to the media cloud
 
A survey of provenance leveraged
A survey of provenance leveragedA survey of provenance leveraged
A survey of provenance leveraged
 
A survey of private equity investments in kenya
A survey of private equity investments in kenyaA survey of private equity investments in kenya
A survey of private equity investments in kenya
 
A study to measures the financial health of
A study to measures the financial health ofA study to measures the financial health of
A study to measures the financial health of
 

Kürzlich hochgeladen

To Create Your Own Wig Online To Create Your Own Wig Online
To Create Your Own Wig Online  To Create Your Own Wig OnlineTo Create Your Own Wig Online  To Create Your Own Wig Online
To Create Your Own Wig Online To Create Your Own Wig Onlinelng ths
 
Team B Mind Map for Organizational Chg..
Team B Mind Map for Organizational Chg..Team B Mind Map for Organizational Chg..
Team B Mind Map for Organizational Chg..dlewis191
 
Michael Vidyakin: Introduction to PMO (UA)
Michael Vidyakin: Introduction to PMO (UA)Michael Vidyakin: Introduction to PMO (UA)
Michael Vidyakin: Introduction to PMO (UA)Lviv Startup Club
 
Q2 2024 APCO Geopolitical Radar - The Global Operating Environment for Business
Q2 2024 APCO Geopolitical Radar - The Global Operating Environment for BusinessQ2 2024 APCO Geopolitical Radar - The Global Operating Environment for Business
Q2 2024 APCO Geopolitical Radar - The Global Operating Environment for BusinessAPCO
 
AMAZON SELLER VIRTUAL ASSISTANT PRODUCT RESEARCH .pdf
AMAZON SELLER VIRTUAL ASSISTANT PRODUCT RESEARCH .pdfAMAZON SELLER VIRTUAL ASSISTANT PRODUCT RESEARCH .pdf
AMAZON SELLER VIRTUAL ASSISTANT PRODUCT RESEARCH .pdfJohnCarloValencia4
 
Borderless Access - Global B2B Panel book-unlock 2024
Borderless Access - Global B2B Panel book-unlock 2024Borderless Access - Global B2B Panel book-unlock 2024
Borderless Access - Global B2B Panel book-unlock 2024Borderless Access
 
A flour, rice and Suji company in Jhang.
A flour, rice and Suji company in Jhang.A flour, rice and Suji company in Jhang.
A flour, rice and Suji company in Jhang.mcshagufta46
 
Project Brief & Information Architecture Report
Project Brief & Information Architecture ReportProject Brief & Information Architecture Report
Project Brief & Information Architecture Reportamberjiles31
 
HELENE HECKROTTE'S PROFESSIONAL PORTFOLIO.pptx
HELENE HECKROTTE'S PROFESSIONAL PORTFOLIO.pptxHELENE HECKROTTE'S PROFESSIONAL PORTFOLIO.pptx
HELENE HECKROTTE'S PROFESSIONAL PORTFOLIO.pptxHelene Heckrotte
 
Entrepreneurship & organisations: influences and organizations
Entrepreneurship & organisations: influences and organizationsEntrepreneurship & organisations: influences and organizations
Entrepreneurship & organisations: influences and organizationsP&CO
 
Trauma Training Service for First Responders
Trauma Training Service for First RespondersTrauma Training Service for First Responders
Trauma Training Service for First RespondersBPOQe
 
PDT 88 - 4 million seed - Seed - Protecto.pdf
PDT 88 - 4 million seed - Seed - Protecto.pdfPDT 88 - 4 million seed - Seed - Protecto.pdf
PDT 88 - 4 million seed - Seed - Protecto.pdfHajeJanKamps
 
Fabric RFID Wristbands in Ireland for Events and Festivals
Fabric RFID Wristbands in Ireland for Events and FestivalsFabric RFID Wristbands in Ireland for Events and Festivals
Fabric RFID Wristbands in Ireland for Events and FestivalsWristbands Ireland
 
Developing Coaching Skills: Mine, Yours, Ours
Developing Coaching Skills: Mine, Yours, OursDeveloping Coaching Skills: Mine, Yours, Ours
Developing Coaching Skills: Mine, Yours, OursKaiNexus
 
7movierulz.uk
7movierulz.uk7movierulz.uk
7movierulz.ukaroemirsr
 
Live-Streaming in the Music Industry Webinar
Live-Streaming in the Music Industry WebinarLive-Streaming in the Music Industry Webinar
Live-Streaming in the Music Industry WebinarNathanielSchmuck
 
PDT 89 - $1.4M - Seed - Plantee Innovations.pdf
PDT 89 - $1.4M - Seed - Plantee Innovations.pdfPDT 89 - $1.4M - Seed - Plantee Innovations.pdf
PDT 89 - $1.4M - Seed - Plantee Innovations.pdfHajeJanKamps
 
NASA CoCEI Scaling Strategy - November 2023
NASA CoCEI Scaling Strategy - November 2023NASA CoCEI Scaling Strategy - November 2023
NASA CoCEI Scaling Strategy - November 2023Steve Rader
 
NewBase 25 March 2024 Energy News issue - 1710 by Khaled Al Awadi_compress...
NewBase  25 March  2024  Energy News issue - 1710 by Khaled Al Awadi_compress...NewBase  25 March  2024  Energy News issue - 1710 by Khaled Al Awadi_compress...
NewBase 25 March 2024 Energy News issue - 1710 by Khaled Al Awadi_compress...Khaled Al Awadi
 
Borderless Access - Global Panel book-unlock 2024
Borderless Access - Global Panel book-unlock 2024Borderless Access - Global Panel book-unlock 2024
Borderless Access - Global Panel book-unlock 2024Borderless Access
 

Kürzlich hochgeladen (20)

To Create Your Own Wig Online To Create Your Own Wig Online
To Create Your Own Wig Online  To Create Your Own Wig OnlineTo Create Your Own Wig Online  To Create Your Own Wig Online
To Create Your Own Wig Online To Create Your Own Wig Online
 
Team B Mind Map for Organizational Chg..
Team B Mind Map for Organizational Chg..Team B Mind Map for Organizational Chg..
Team B Mind Map for Organizational Chg..
 
Michael Vidyakin: Introduction to PMO (UA)
Michael Vidyakin: Introduction to PMO (UA)Michael Vidyakin: Introduction to PMO (UA)
Michael Vidyakin: Introduction to PMO (UA)
 
Q2 2024 APCO Geopolitical Radar - The Global Operating Environment for Business
Q2 2024 APCO Geopolitical Radar - The Global Operating Environment for BusinessQ2 2024 APCO Geopolitical Radar - The Global Operating Environment for Business
Q2 2024 APCO Geopolitical Radar - The Global Operating Environment for Business
 
AMAZON SELLER VIRTUAL ASSISTANT PRODUCT RESEARCH .pdf
AMAZON SELLER VIRTUAL ASSISTANT PRODUCT RESEARCH .pdfAMAZON SELLER VIRTUAL ASSISTANT PRODUCT RESEARCH .pdf
AMAZON SELLER VIRTUAL ASSISTANT PRODUCT RESEARCH .pdf
 
Borderless Access - Global B2B Panel book-unlock 2024
Borderless Access - Global B2B Panel book-unlock 2024Borderless Access - Global B2B Panel book-unlock 2024
Borderless Access - Global B2B Panel book-unlock 2024
 
A flour, rice and Suji company in Jhang.
A flour, rice and Suji company in Jhang.A flour, rice and Suji company in Jhang.
A flour, rice and Suji company in Jhang.
 
Project Brief & Information Architecture Report
Project Brief & Information Architecture ReportProject Brief & Information Architecture Report
Project Brief & Information Architecture Report
 
HELENE HECKROTTE'S PROFESSIONAL PORTFOLIO.pptx
HELENE HECKROTTE'S PROFESSIONAL PORTFOLIO.pptxHELENE HECKROTTE'S PROFESSIONAL PORTFOLIO.pptx
HELENE HECKROTTE'S PROFESSIONAL PORTFOLIO.pptx
 
Entrepreneurship & organisations: influences and organizations
Entrepreneurship & organisations: influences and organizationsEntrepreneurship & organisations: influences and organizations
Entrepreneurship & organisations: influences and organizations
 
Trauma Training Service for First Responders
Trauma Training Service for First RespondersTrauma Training Service for First Responders
Trauma Training Service for First Responders
 
PDT 88 - 4 million seed - Seed - Protecto.pdf
PDT 88 - 4 million seed - Seed - Protecto.pdfPDT 88 - 4 million seed - Seed - Protecto.pdf
PDT 88 - 4 million seed - Seed - Protecto.pdf
 
Fabric RFID Wristbands in Ireland for Events and Festivals
Fabric RFID Wristbands in Ireland for Events and FestivalsFabric RFID Wristbands in Ireland for Events and Festivals
Fabric RFID Wristbands in Ireland for Events and Festivals
 
Developing Coaching Skills: Mine, Yours, Ours
Developing Coaching Skills: Mine, Yours, OursDeveloping Coaching Skills: Mine, Yours, Ours
Developing Coaching Skills: Mine, Yours, Ours
 
7movierulz.uk
7movierulz.uk7movierulz.uk
7movierulz.uk
 
Live-Streaming in the Music Industry Webinar
Live-Streaming in the Music Industry WebinarLive-Streaming in the Music Industry Webinar
Live-Streaming in the Music Industry Webinar
 
PDT 89 - $1.4M - Seed - Plantee Innovations.pdf
PDT 89 - $1.4M - Seed - Plantee Innovations.pdfPDT 89 - $1.4M - Seed - Plantee Innovations.pdf
PDT 89 - $1.4M - Seed - Plantee Innovations.pdf
 
NASA CoCEI Scaling Strategy - November 2023
NASA CoCEI Scaling Strategy - November 2023NASA CoCEI Scaling Strategy - November 2023
NASA CoCEI Scaling Strategy - November 2023
 
NewBase 25 March 2024 Energy News issue - 1710 by Khaled Al Awadi_compress...
NewBase  25 March  2024  Energy News issue - 1710 by Khaled Al Awadi_compress...NewBase  25 March  2024  Energy News issue - 1710 by Khaled Al Awadi_compress...
NewBase 25 March 2024 Energy News issue - 1710 by Khaled Al Awadi_compress...
 
Borderless Access - Global Panel book-unlock 2024
Borderless Access - Global Panel book-unlock 2024Borderless Access - Global Panel book-unlock 2024
Borderless Access - Global Panel book-unlock 2024
 

11.low power schmitt trigger

  • 1. Innovative Systems Design and Engineering www.iiste.org ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol 3, No 2, 2012 Low Power Schmitt Trigger Swati Kundra*, Priyanka Soni Mody Institute of Technology & Science, Lakshmangarh-332311, India * E-mail of the corresponding author: swati.kundra87@gmail.com Abstract The Schmitt Trigger is a comparator circuit that incorporates positive feedback. Noise is being ignored by CMOS Schmitt Trigger as the hysteresis in a Schmitt Trigger circuit offers a better noise margin and noise stable operation. And the simulation has been done on Tanner EDA tool at TSMC 130nm technology with 1 V supply voltage. TSPICE simulation results of the circuit confirm the effectiveness of the approach. Proposed Schmitt Trigger is designed by using less transistor count and a capacitor which results in less average power consumption with decrease in area. Delay is also decreased by using only one PMOS as because delay is more concentrated to PMOS due to less mobility of PMOS compare to NMOS. Keywords: CMOS Schmitt Trigger, Delay, Low power consumption 1. Introduction Sometimes an input signal to a digital circuit doesn’t directly fit the description of a digital signal. For various reasons it may have slow rise and/or fall times, or may have acquired some noise that could be sensed by further circuitry. It may even be an analog signal whose frequency we want to measure. All of these conditions, and many others, require a specialized circuit that will “clean up” a signal and force it to true digital shape. The required circuit is called a Schmitt Trigger. It has two possible states just like other multivibrators. However, the trigger for this circuit to change states is the input voltage level, rather than a digital pulse. That is, the output state depends on the input level, and will change only as the input crosses a pre-defined threshold. Therefore Schmitt triggers are bistable networks that are widely used to enhance the immunity of circuits to noise and disturbances [1]. They play a critical role in a number of emerging applications including frequency doublers [2], retinal focal plane sensors [3], sub-threshold SRAM [4], image sensors [5], and wireless transponders and sensors [6], [7], to name a few. Schmitt triggers are traditionally implemented using operational amplifiers with a resistive positive feedback [8]. These Schmitt triggers suffer from high power consumption. The main difference between Schmitt triggers and comparators lies in the DC transfer characteristics. The comparator shows only one switching threshold, while Schmitt trigger shows different switching thresholds for positive-going and negative-going input signals. This characteristic is called hysteresis. If the noise magnitude of the input signal is less than the switching threshold difference, Schmitt trigger will not respond, thus making Schmitt trigger immune to the undesired noise. The Schmitt trigger is a circuit that converts a varying voltage into a stable logical signal (one or zero). The DC transfer characteristic needs hysteresis to reduce the sensitivity to noise and disturbances. The hysteresis in a Schmitt trigger offers better noise margin and noise stable operation. With proliferation of portable devices, low power circuits are extremely desirable. In a recent work [9], a low power Schmitt trigger circuit design is reported for 3V operations. 2. Schmitt Trigger When the input is higher than a certain chosen threshold, the output is high; when the input is below another (lower) chosen threshold, the output is low; when the input is between the two, the output retains its value. The trigger is so named because the output retains its value until the input changes sufficiently to 43
  • 2. Innovative Systems Design and Engineering www.iiste.org ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol 3, No 2, 2012 trigger a change. This dual threshold action is called hysteresis, and implies that the Schmitt Trigger has some memory. The benefit of a Schmitt Trigger over a circuit with only a single input threshold is greater stability (noise immunity). With only one input threshold, a noisy input signal near that threshold could cause the output to switch rapidly back and forth from noise alone. A noisy Schmitt Trigger input signal near one threshold can cause only one switch in output value, after which it would have to move to the other threshold in order to cause another switch. The Schmitt Trigger circuit has been widely used in the input buffers to increase noise immunity. The circuit and the transfer curve of the conventional Schmitt Trigger circuit are shown in conventional circuit. Transistors P1, P2, P3, N1, N2, and N3 in Figure 1 are the I/O devices with the normal operation voltage of VDD. If the board voltage is equal to VDD, the gate-drain and gate-source voltages of transistors P1, P2, P3, N1, N2, and N3 in Fig.1 will not exceed VDD. Thus, the conventional Schmitt Trigger circuit can be operated without suffering high-voltage gate-oxide overstress. As shown in Figure 1, the conventional Schmitt Trigger circuit with different high-to-low and low-to-high transition threshold voltages (and) has better noise immunity than the inverter means switching voltage Vhl and Vlh is shown is shown in this Figure 2. When the input signal IN goes up to VDD means VOH from GND, the threshold voltage of the conventional Schmitt Trigger circuit is. In other words, the output signal OUT is pulled low when the signal IN exceeds the high-to-low threshold voltage. Similarly, when the input signal IN goes down to VOL i.e GND from VOH, the threshold voltage of the conventional Schmitt Trigger circuit. In other words, the output signal OUT is pulled up when the input signal IN is lower than the low-to-high threshold voltage. Hence, the noise immunity of the conventional Schmitt Trigger[10] circuit is better than that of inverter. The threshold voltages and can be adjusted by controlling the device dimensions of those transistors [11]. Figure 1. Schmitt Trigger. The standard cascade architecture used in the CMOS Schmitt Trigger circuit design [12] is shown in the Figure 1 limits lowering of the operating voltage. The operation of the Schmitt Trigger circuit is as follows. Initially, IN = 0 V, the two stacked p-MOSFET (P1 and P2) will be on. Hence OUT = VDD. When IN rises to VTN, N1 is on. But N2 is still off since N3 is on and source voltage of N2 is VDD. Now N1 and N3 form an inverting NMOS amplifier. Thus, source voltage of N2 is falling with increasing IN. When source voltage of N2 drops to VTN, N2 is on. Now both N2 and N1 are on, OUT approaches to 0V rapidly and N3 becomes off. When IN approaches VDD, the two stacked n-MOSFET (N1 and N2) will be on. Hence OUT = 0. When IN falls to |VTP |, P1 is on. But P2 is still off since P3 is on and source voltage of P2 is 0 V. Now P1 and P3 form an inverting PMOS amplifier. Thus, source voltage of P2 is rising with decreasing IN. When source voltage of P2 rises to |VTP|, P2 is on. Now both P1 and P2 are on, OUT approaches to VDD rapidly and P3 becomes off. 44
  • 3. Innovative Systems Design and Engineering www.iiste.org ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol 3, No 2, 2012 Figure 2. Voltage Transfer Curve The voltage transfers characteristic exhibits a typical hysteresis behavior as shown in Figure 2. In Figure 2, VOH is the maximum output voltage and VOL is the minimum output voltage. Vhl is the input voltage at which output switches from VOH to VOL. Vlh is the input voltage at which output switches from VOL to VOH. Vhw is called the hysteresis width[13]. The voltages, Vhl, Vlh and Vhw are given by [12]. (1) (2) (3) where the ratio . The n- and p-MOSFETs’ transconductance parameters are βn and βp, respectively. The basic circuit of Schmitt Trigger is shown in Fig.1. We can divide into two parts, depending on whether the output is high or low. If the output is low, then P3 is on and N3 is off and p-channel portion is used in calculating the switching point voltages, while if the output is high, N3 is on and P3 is off and n-channel portion is used to calculate the switching point voltages. Also, if the output is high, P2 and P1 are on, providing a DC path to VDD. Now assume that output is high (=VDD) and the input is low (=0V). The bottom portion of the Schmitt Trigger in calculating the upper switching point voltage, Vhl. MOSFETs N1 and N2 are off, with IN = 0V while N3 is on. The source of N3 floats to VDD-VTHN, or approximately 4V for VDD=5V. This point is labeled as Vx. With IN less than the threshold voltage of N1, Vx remains at VDD-VTHN3. As IN is increased further, N1 begins to turn on and the voltage, Vx, starts to fall toward ground. The high switching point voltage is defined when (4) or when N2 starts to turn on. As N2 starts to turn on, the output starts to move toward ground, causing N3 45
  • 4. Innovative Systems Design and Engineering www.iiste.org ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol 3, No 2, 2012 to start turning off. This in turn causes Vx to fall further, turning N2 on even more. This continues until N3 is totally off and N2 and N1 are on. This positive feedback causes the switching point voltage to be very well defined [13]. When equation (4) is valid, the currents flowing in N1 and N3 are essentially the same. Equating these currents gives (5) Since the sources of N2 and N3 are tied together, VTHN2 = VTHN3 the increase in the threshold voltages from the body effect is the same for each MOSFET. The combination of equations (4) and (5) yields (6) The threshold voltage of N1, given by VTHN in this equation, is zero body bias threshold voltage (=0.8V in our long channel CMOS process and 0.25V in the short channel process). Given a specific upper switching point voltage, the ratio of MOSFET transconductors is determined by solving this equation. A general design rule for selecting the size of N2, that is, β2, is to require that (7) Since N2 is used as a switch. A similar analysis can be used to determine the lower switching point voltage, Vlh, resulting in the following design equation. Means in this upper half of the circuit is used for calculating this value with the help of P1, P2, P3. (8) 3. Conventional Schmitt Trigger The schematic of conventional CMOS Schmitt Trigger is shown in Figure 3. and its corresponding input output waveform in Figure 4. The average power consumed is 6.654744e-008 watts. 46
  • 5. Innovative Systems Design and Engineering www.iiste.org ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol 3, No 2, 2012 Figure 3. Schematic of conventional Schmitt Trigger. Figure 4. Input and output waveform of the conventional Schmitt Trigger Hysteresis loop of the Schmitt Trigger is shown in Figure 5. 47
  • 6. Innovative Systems Design and Engineering www.iiste.org ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol 3, No 2, 2012 Figure 5. Hysteresis curve of the conventional Schmitt Trigger 4. Proposed Schmitt Trigger Compared with the traditional 6-transistors Schmitt trigger, Schmitt trigger composed is designed of four transistors. And designed by using one PMOS and three NMOS and a capacitor, to stable the circuit capacitor is used between them. And the delay decreases as the delay is more concentrated due to PMOS because of less mobility of holes as compared to electrons. By using this, less area is used, less delay and have low average power consumption than the conventional. The schematic of proposed Schmitt Trigger is shown in Figure 6 and the input output waveform is shown in Figure 7 and hysteresis is shown in Figure 8. The average power consumed is 5.039027e-008 watts. 48
  • 7. Innovative Systems Design and Engineering www.iiste.org ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol 3, No 2, 2012 Figure 6. Schematic of Proposed Schmitt Trigger Figure 7. Input and Output waveform of proposed Schmitt Trigger. 49
  • 8. Innovative Systems Design and Engineering www.iiste.org ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol 3, No 2, 2012 Figure 8. Hysteresis curve of proposed Schmitt Trigger 5. Conclusion Simulation has been done on tanner EDA tool at TSMC 130nm technology with 1 V supply voltage. TSPICE simulation results of the circuit confirm the effectiveness of the approach. Proposed Schmitt Trigger is modified by using four transistors having less average power consumption with decrease in area. Delay is also decreased by using only one PMOS as because delay is more concentrated to PMOS due to less mobility of holes compare to electrons. Proposed Schmitt Trigger is formed by using four transistors and have better performance than the conventional Schmitt Trigger. As there is less transistor count by which area is reduced and delay is also reduced. The average power consumption of the proposed Schmitt Trigger is less in comparison to conventional Schmitt Trigger. Measured results verified the principle of operation and the characteristics of this low power Schmitt trigger circuit. The circuit has been used in the design of low power, very low frequency integrator oscillators. References [1] O. Schmitt (Jan 1938), "A thermionic trigger," J. Scientific Instruments, pp. 24-26. [2] S. Seo, Y. Jeong, and J. Kenney (2007), "A modified CMOS frequency doubler considering delay time matching condition”, Proc. Int 'I Symp. Info. Tech. Converg., pp. 392-395. [3] C. Wu and C. Chiang (Aug 2004), "A low-photo current CMOS retinal focal-plane sensor with a pseudo-BJT smoothing network and an adaptive current Schmitt trigger for scanner applications," IEEE Sensors J. 4(4), 510-518. [4] Kulkarni, K. Kim, and K. Roy (Oct 2007), "A 160 mV robust Schmitt trigger based sub-threshold SRAM," IEEE J. Solid-State Circuits 42(10), 2303-2313. [5] D. Park, 1. Rhee, and Y. Joo (2009), "Wide dynamic range and high SNR self reset CMOS image sensor 50
  • 9. Innovative Systems Design and Engineering www.iiste.org ISSN 2222-1727 (Paper) ISSN 2222-2871 (Online) Vol 3, No 2, 2012 using a Schmitt trigger”, Proc. IEEE Sensor Conf., pp. 294-296. [6] W. Liu, K. Vichienchom, M. Clements, S. DeMarco, C. Hughes, E. McGucken, M. Humayun, E. de Juan, J. Weiland, and R. Greenberg (Oct 2000), "A neuro-stimulus chip with telemetry unit for retinal prosthetic device", IEEE J. Solid-State Circuits 10(35), 1487-1497. [7] B. Choi, 1. Yao, S. Han, X., Xie, G. Li, and Z. Wang (2007), "A 2.4 GHz low power wireless transceiver analog front-end for endoscopy capsule system", Analog Integr Circ Sig Process 51(14), 59-71. [8] A. Sedra and K. Smith (1998), Microelectronic circuits, (4th Edition), New York. [9] AL-SARAWI, S.F. (2002), “Low power Schmitt trigger circuit”, Electron. Lett. 38(18), 1009–1010. [10] Filanovsky, I. M., Baltes, H. (1994), ”CMOS Schmitt Trigger Design”, IEEE Transactions Circuits System 41(1), 46-49. [11] D. A. Hodges and H. G, Jackson (1983), Analysis and Design of Digital Integrated Circuits, New York: McGraw- Hill. [12] D. A. Hodges, H.G. Jackson and R. A. Saleh (2004), Analysis and Design of Digital Integrated Circuits in Deep Submicron Technology (3rd Edition), New York: McGraw-Hill. [13] R. Jacob Baker (1964), CMOS Circuit Design, Layout and Simulation (3rd Edition), New York: Wiley. 51
  • 10. International Journals Call for Paper The IISTE, a U.S. publisher, is currently hosting the academic journals listed below. The peer review process of the following journals usually takes LESS THAN 14 business days and IISTE usually publishes a qualified article within 30 days. Authors should send their full paper to the following email address. More information can be found in the IISTE website : www.iiste.org Business, Economics, Finance and Management PAPER SUBMISSION EMAIL European Journal of Business and Management EJBM@iiste.org Research Journal of Finance and Accounting RJFA@iiste.org Journal of Economics and Sustainable Development JESD@iiste.org Information and Knowledge Management IKM@iiste.org Developing Country Studies DCS@iiste.org Industrial Engineering Letters IEL@iiste.org Physical Sciences, Mathematics and Chemistry PAPER SUBMISSION EMAIL Journal of Natural Sciences Research JNSR@iiste.org Chemistry and Materials Research CMR@iiste.org Mathematical Theory and Modeling MTM@iiste.org Advances in Physics Theories and Applications APTA@iiste.org Chemical and Process Engineering Research CPER@iiste.org Engineering, Technology and Systems PAPER SUBMISSION EMAIL Computer Engineering and Intelligent Systems CEIS@iiste.org Innovative Systems Design and Engineering ISDE@iiste.org Journal of Energy Technologies and Policy JETP@iiste.org Information and Knowledge Management IKM@iiste.org Control Theory and Informatics CTI@iiste.org Journal of Information Engineering and Applications JIEA@iiste.org Industrial Engineering Letters IEL@iiste.org Network and Complex Systems NCS@iiste.org Environment, Civil, Materials Sciences PAPER SUBMISSION EMAIL Journal of Environment and Earth Science JEES@iiste.org Civil and Environmental Research CER@iiste.org Journal of Natural Sciences Research JNSR@iiste.org Civil and Environmental Research CER@iiste.org Life Science, Food and Medical Sciences PAPER SUBMISSION EMAIL Journal of Natural Sciences Research JNSR@iiste.org Journal of Biology, Agriculture and Healthcare JBAH@iiste.org Food Science and Quality Management FSQM@iiste.org Chemistry and Materials Research CMR@iiste.org Education, and other Social Sciences PAPER SUBMISSION EMAIL Journal of Education and Practice JEP@iiste.org Journal of Law, Policy and Globalization JLPG@iiste.org Global knowledge sharing: New Media and Mass Communication NMMC@iiste.org EBSCO, Index Copernicus, Ulrich's Journal of Energy Technologies and Policy JETP@iiste.org Periodicals Directory, JournalTOCS, PKP Historical Research Letter HRL@iiste.org Open Archives Harvester, Bielefeld Academic Search Engine, Elektronische Public Policy and Administration Research PPAR@iiste.org Zeitschriftenbibliothek EZB, Open J-Gate, International Affairs and Global Strategy IAGS@iiste.org OCLC WorldCat, Universe Digtial Library , Research on Humanities and Social Sciences RHSS@iiste.org NewJour, Google Scholar. Developing Country Studies DCS@iiste.org IISTE is member of CrossRef. All journals Arts and Design Studies ADS@iiste.org have high IC Impact Factor Values (ICV).