SlideShare ist ein Scribd-Unternehmen logo
1 von 16
VLSI Design
Introduction
 Very large-scale integration (VLSI) is the process of integrating or embedding
hundreds of thousands of transistors on a single silicon semiconductor
microchip.
 It is one of the most widely used technologies for microchip processors,
integrated circuits (IC) and component designing
 An Integrated circuit is a set of electronics circuits on a small plate of
semiconductor material.
 Electronic circuit consist of a CPU, ROM, RAM etc.
Ex: Microprocessor
 First IC chip held only two transistors
Moor’s Law
Definition:
 Gordon Moore: co-founder of Intel, predicted that the number of transistors per
chip would grow exponentially (double every 18 months)
VLSI Design flow
Introduction to Verilog
• Verilog is a Hardware Description Language (HDL). It is a language used for describing a
digital system such as a network switch, a microprocessor, a memory, or a flip-flop. We can
describe any digital hardware by using HDL at any level. Designs described in HDL are
independent of technology, very easy for designing and debugging, and are normally more
useful than schematics, particularly for large circuits.
• Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL), which is used to describe a
digital system such as a network switch or a microprocessor or a memory a flip-flop.
• Verilog was developed to simplify the process and make the HDL more robust and flexible.
Today, Verilog is the most popular HDL used and practiced throughout the semiconductor
industry.
why use hdl?
• Digital systems are highly complex, they consist millions and billions of
transistors.
• For large digital system designs , gate level design is very difficult to achieve
in a short time.
• Hardware description languages allow the designers to describe a circuit using
words and symbols, and then the software converts that textual description
into configuration data that is loaded into FPGA in order to implement the
desired functionality.
Fundamental Elements of Verilog HDL
 Lexical conventions:
• The basic lexical conventions used by Verilog HDL are similar to those in the C
programming language. Verilog contains a stream of tokens. Tokens can be
comments, delimiters, numbers, strings, identifiers, and keywords.
 Whitespace:
• White space can contain the characters for blanks, tabs, newlines, and form feeds.
These characters are ignored except when they serve to separate other tokens.
However, blanks and tabs are significant in strings.
 Comments:
• Comments can be inserted in the code for readability and documentation.
1. Single line comments begin with the token // and end with a carriage return
2. Multi line comments begin with the token /* and end with the token */
Types of modeling
 Behavioral:
– Models describe what a module does.
– Use of assignment statements, loops, if, else
kind of statements
 Structural:
– Describes the structure of the hardware
components
– Interconnections of primitive gates (AND,
OR, NAND, NOR, etc.) and other modules
 Dataflow modelling:
– Dataflow modeling provides the means of describing combinational circuits by
their function rather than by their gate structure. Dataflow modeling uses a
number of operators that act on operands to produce the desired results. Verilog
HDL provides about 30 operator types.
Writing Test Bench
 A test bench specifies a sequence of inputs to be applied by the simulator
to an Verilog-based design.
 The test bench uses an initial block and delay statements and procedural
statement.
 Verilog has advanced “behavioral” commands to facilitate this:
– Delay for n units of time
– Full high-level constructs: if, while, sequential assignment.
– Input/output: file I/O, output to display, etc.
UART:
 In UART communication, two UARTs communicate directly with each other. The transmitting
UART converts parallel data from a controlling device like a CPU into serial form, transmits it
in serial to the receiving UART, which then converts the serial data back into parallel data for
the receiving device. Only two wires are needed to transmit data between two UARTs. Data
flows from the Tx pin of the transmitting UART to the Rx pin of the receiving UART:
 The UART that is going to transmit data receives the data from a data bus. The data bus is used to send data
to the UART by another device like a CPU, memory, or microcontroller. Data is transferred from the data
bus to the transmitting UART in parallel form. After the transmitting UART gets the parallel data from the
data bus, it adds a start bit, a parity bit, and a stop bit, creating the data packet. Next, the data packet is output
serially, bit by bit at the Tx pin. The receiving UART reads the data packet bit by bit at its Rx pin. The
receiving UART then converts the data back into parallel form and removes the start bit, parity bit, and stop
bits. Finally, the receiving UART transfers the data packet in parallel to the data bus on the receiving end:
FSM:
 Mealy Machine:
A Mealy Machine is an FSM whose output depends on the present state as well as the present
input.
It has also 6 tuples (Q, q0, ∑, ▲, δ, λ)where-
1. Q is a finite set of states
2. q0 is the initial state
3. ∑ is the input alphabet
4. ▲ is the output alphabet
5. δ is the transition function that maps Q×∑ → Q
6. λ is the output function that maps Q → ▲
Moore Machine:
 Moore machine is an FSM whose outputs depend on only the present state
 It has also 6 tuple (Q, ∑, O, δ, X, q0) where −
1. Q is a finite set of states
2. q0 is the initial state
3. ∑ is the input alphabet
4. ▲ is the output alphabet
5. δ is the transition function that maps Q×∑ → Q
6. λ is the output function that maps Q → ▲
The difference between the Mealy machine and Moore machine
 Output depends on the present state as well
as present input.
 Mealy Machine places its output on the
transition.
 Less number of states are required.
 There is more hardware requirement for
circuit implementation.
 They react faster to inputs.
 Asynchronous output generation.
 Output is placed on transitions
 It is difficult to design.
 Output depends only upon the present state.
 Moore machine also places its output on the
transition.
 More states are required.
 There is less hardware requirement for circuit
implementation.
 They react slower to inputs
 Synchronous output and state generation.
 Output is placed on states.
 Easy to design.
Thank You!

Weitere ähnliche Inhalte

Ähnlich wie ppt.pptx

Low cost embedded system
Low cost embedded systemLow cost embedded system
Low cost embedded systemece svit
 
Programmable logic array
Programmable logic arrayProgrammable logic array
Programmable logic arrayHuba Akhtar
 
Sequential and combinational alu
Sequential and combinational alu Sequential and combinational alu
Sequential and combinational alu Piyush Rochwani
 
Introduction to Computer Architecture and Organization
Introduction to Computer Architecture and OrganizationIntroduction to Computer Architecture and Organization
Introduction to Computer Architecture and OrganizationDr. Balaji Ganesh Rajagopal
 
Unit-1_Digital Computers, number systemCOA[1].pptx
Unit-1_Digital Computers, number systemCOA[1].pptxUnit-1_Digital Computers, number systemCOA[1].pptx
Unit-1_Digital Computers, number systemCOA[1].pptxVanshJain322212
 
Embedded computer system
Embedded computer systemEmbedded computer system
Embedded computer systemGovind Kaintura
 
Embeded system by Mitesh Kumar
Embeded system by Mitesh KumarEmbeded system by Mitesh Kumar
Embeded system by Mitesh KumarMitesh Kumar
 
8. Kevin Stanton-report PSUBOT
8. Kevin Stanton-report PSUBOT8. Kevin Stanton-report PSUBOT
8. Kevin Stanton-report PSUBOTKarl Radestam
 
CST 20363 Session 4 Computer Logic Design
CST 20363 Session 4 Computer Logic DesignCST 20363 Session 4 Computer Logic Design
CST 20363 Session 4 Computer Logic Designoudesign
 
Disadvantages Of Robotium
Disadvantages Of RobotiumDisadvantages Of Robotium
Disadvantages Of RobotiumSusan Tullis
 
Lecture summary: architectures for baseband signal processing of wireless com...
Lecture summary: architectures for baseband signal processing of wireless com...Lecture summary: architectures for baseband signal processing of wireless com...
Lecture summary: architectures for baseband signal processing of wireless com...Frank Kienle
 
Computer networks high speed swan,atm,frame realy
Computer networks high speed swan,atm,frame realyComputer networks high speed swan,atm,frame realy
Computer networks high speed swan,atm,frame realyDeepak John
 

Ähnlich wie ppt.pptx (20)

Low cost embedded system
Low cost embedded systemLow cost embedded system
Low cost embedded system
 
Programmable logic array
Programmable logic arrayProgrammable logic array
Programmable logic array
 
Sequential and combinational alu
Sequential and combinational alu Sequential and combinational alu
Sequential and combinational alu
 
Ppt embedded
Ppt embeddedPpt embedded
Ppt embedded
 
Logic Fe Tcom
Logic Fe TcomLogic Fe Tcom
Logic Fe Tcom
 
Introduction to Computer Architecture and Organization
Introduction to Computer Architecture and OrganizationIntroduction to Computer Architecture and Organization
Introduction to Computer Architecture and Organization
 
Unit-1_Digital Computers, number systemCOA[1].pptx
Unit-1_Digital Computers, number systemCOA[1].pptxUnit-1_Digital Computers, number systemCOA[1].pptx
Unit-1_Digital Computers, number systemCOA[1].pptx
 
Lect1 organization 2
Lect1 organization 2Lect1 organization 2
Lect1 organization 2
 
Embedded computer system
Embedded computer systemEmbedded computer system
Embedded computer system
 
Aes
AesAes
Aes
 
Embeded system by Mitesh Kumar
Embeded system by Mitesh KumarEmbeded system by Mitesh Kumar
Embeded system by Mitesh Kumar
 
8. Kevin Stanton-report PSUBOT
8. Kevin Stanton-report PSUBOT8. Kevin Stanton-report PSUBOT
8. Kevin Stanton-report PSUBOT
 
CST 20363 Session 4 Computer Logic Design
CST 20363 Session 4 Computer Logic DesignCST 20363 Session 4 Computer Logic Design
CST 20363 Session 4 Computer Logic Design
 
Ch09 system administration
Ch09 system administration Ch09 system administration
Ch09 system administration
 
Vlsi
VlsiVlsi
Vlsi
 
Disadvantages Of Robotium
Disadvantages Of RobotiumDisadvantages Of Robotium
Disadvantages Of Robotium
 
Project-Report
Project-ReportProject-Report
Project-Report
 
Verilog
VerilogVerilog
Verilog
 
Lecture summary: architectures for baseband signal processing of wireless com...
Lecture summary: architectures for baseband signal processing of wireless com...Lecture summary: architectures for baseband signal processing of wireless com...
Lecture summary: architectures for baseband signal processing of wireless com...
 
Computer networks high speed swan,atm,frame realy
Computer networks high speed swan,atm,frame realyComputer networks high speed swan,atm,frame realy
Computer networks high speed swan,atm,frame realy
 

Kürzlich hochgeladen

Transport layer issues and challenges - Guide
Transport layer issues and challenges - GuideTransport layer issues and challenges - Guide
Transport layer issues and challenges - GuideGOPINATHS437943
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvLewisJB
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxRomil Mishra
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substationstephanwindworld
 
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTIONTHE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTIONjhunlian
 
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHC Sai Kiran
 
Energy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxEnergy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxsiddharthjain2303
 
Industrial Safety Unit-I SAFETY TERMINOLOGIES
Industrial Safety Unit-I SAFETY TERMINOLOGIESIndustrial Safety Unit-I SAFETY TERMINOLOGIES
Industrial Safety Unit-I SAFETY TERMINOLOGIESNarmatha D
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating SystemRashmi Bhat
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingBootNeck1
 
home automation using Arduino by Aditya Prasad
home automation using Arduino by Aditya Prasadhome automation using Arduino by Aditya Prasad
home automation using Arduino by Aditya Prasadaditya806802
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxk795866
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfROCENODodongVILLACER
 
Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...121011101441
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptSAURABHKUMAR892774
 
Steel Structures - Building technology.pptx
Steel Structures - Building technology.pptxSteel Structures - Building technology.pptx
Steel Structures - Building technology.pptxNikhil Raut
 
The SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsThe SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsDILIPKUMARMONDAL6
 
Class 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm SystemClass 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm Systemirfanmechengr
 
Internet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptxInternet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptxVelmuruganTECE
 

Kürzlich hochgeladen (20)

Transport layer issues and challenges - Guide
Transport layer issues and challenges - GuideTransport layer issues and challenges - Guide
Transport layer issues and challenges - Guide
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptx
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substation
 
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTIONTHE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
 
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECH
 
Energy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxEnergy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptx
 
Industrial Safety Unit-I SAFETY TERMINOLOGIES
Industrial Safety Unit-I SAFETY TERMINOLOGIESIndustrial Safety Unit-I SAFETY TERMINOLOGIES
Industrial Safety Unit-I SAFETY TERMINOLOGIES
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating System
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event Scheduling
 
home automation using Arduino by Aditya Prasad
home automation using Arduino by Aditya Prasadhome automation using Arduino by Aditya Prasad
home automation using Arduino by Aditya Prasad
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
 
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes  examplesPOWER SYSTEMS-1 Complete notes  examples
POWER SYSTEMS-1 Complete notes examples
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
 
Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.ppt
 
Steel Structures - Building technology.pptx
Steel Structures - Building technology.pptxSteel Structures - Building technology.pptx
Steel Structures - Building technology.pptx
 
The SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsThe SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teams
 
Class 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm SystemClass 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm System
 
Internet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptxInternet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptx
 

ppt.pptx

  • 2. Introduction  Very large-scale integration (VLSI) is the process of integrating or embedding hundreds of thousands of transistors on a single silicon semiconductor microchip.  It is one of the most widely used technologies for microchip processors, integrated circuits (IC) and component designing  An Integrated circuit is a set of electronics circuits on a small plate of semiconductor material.  Electronic circuit consist of a CPU, ROM, RAM etc. Ex: Microprocessor  First IC chip held only two transistors
  • 3. Moor’s Law Definition:  Gordon Moore: co-founder of Intel, predicted that the number of transistors per chip would grow exponentially (double every 18 months)
  • 5. Introduction to Verilog • Verilog is a Hardware Description Language (HDL). It is a language used for describing a digital system such as a network switch, a microprocessor, a memory, or a flip-flop. We can describe any digital hardware by using HDL at any level. Designs described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits. • Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL), which is used to describe a digital system such as a network switch or a microprocessor or a memory a flip-flop. • Verilog was developed to simplify the process and make the HDL more robust and flexible. Today, Verilog is the most popular HDL used and practiced throughout the semiconductor industry.
  • 6. why use hdl? • Digital systems are highly complex, they consist millions and billions of transistors. • For large digital system designs , gate level design is very difficult to achieve in a short time. • Hardware description languages allow the designers to describe a circuit using words and symbols, and then the software converts that textual description into configuration data that is loaded into FPGA in order to implement the desired functionality.
  • 7. Fundamental Elements of Verilog HDL  Lexical conventions: • The basic lexical conventions used by Verilog HDL are similar to those in the C programming language. Verilog contains a stream of tokens. Tokens can be comments, delimiters, numbers, strings, identifiers, and keywords.  Whitespace: • White space can contain the characters for blanks, tabs, newlines, and form feeds. These characters are ignored except when they serve to separate other tokens. However, blanks and tabs are significant in strings.  Comments: • Comments can be inserted in the code for readability and documentation. 1. Single line comments begin with the token // and end with a carriage return 2. Multi line comments begin with the token /* and end with the token */
  • 8. Types of modeling  Behavioral: – Models describe what a module does. – Use of assignment statements, loops, if, else kind of statements  Structural: – Describes the structure of the hardware components – Interconnections of primitive gates (AND, OR, NAND, NOR, etc.) and other modules
  • 9.  Dataflow modelling: – Dataflow modeling provides the means of describing combinational circuits by their function rather than by their gate structure. Dataflow modeling uses a number of operators that act on operands to produce the desired results. Verilog HDL provides about 30 operator types.
  • 10. Writing Test Bench  A test bench specifies a sequence of inputs to be applied by the simulator to an Verilog-based design.  The test bench uses an initial block and delay statements and procedural statement.  Verilog has advanced “behavioral” commands to facilitate this: – Delay for n units of time – Full high-level constructs: if, while, sequential assignment. – Input/output: file I/O, output to display, etc.
  • 11. UART:  In UART communication, two UARTs communicate directly with each other. The transmitting UART converts parallel data from a controlling device like a CPU into serial form, transmits it in serial to the receiving UART, which then converts the serial data back into parallel data for the receiving device. Only two wires are needed to transmit data between two UARTs. Data flows from the Tx pin of the transmitting UART to the Rx pin of the receiving UART:
  • 12.  The UART that is going to transmit data receives the data from a data bus. The data bus is used to send data to the UART by another device like a CPU, memory, or microcontroller. Data is transferred from the data bus to the transmitting UART in parallel form. After the transmitting UART gets the parallel data from the data bus, it adds a start bit, a parity bit, and a stop bit, creating the data packet. Next, the data packet is output serially, bit by bit at the Tx pin. The receiving UART reads the data packet bit by bit at its Rx pin. The receiving UART then converts the data back into parallel form and removes the start bit, parity bit, and stop bits. Finally, the receiving UART transfers the data packet in parallel to the data bus on the receiving end:
  • 13. FSM:  Mealy Machine: A Mealy Machine is an FSM whose output depends on the present state as well as the present input. It has also 6 tuples (Q, q0, ∑, ▲, δ, λ)where- 1. Q is a finite set of states 2. q0 is the initial state 3. ∑ is the input alphabet 4. ▲ is the output alphabet 5. δ is the transition function that maps Q×∑ → Q 6. λ is the output function that maps Q → ▲
  • 14. Moore Machine:  Moore machine is an FSM whose outputs depend on only the present state  It has also 6 tuple (Q, ∑, O, δ, X, q0) where − 1. Q is a finite set of states 2. q0 is the initial state 3. ∑ is the input alphabet 4. ▲ is the output alphabet 5. δ is the transition function that maps Q×∑ → Q 6. λ is the output function that maps Q → ▲
  • 15. The difference between the Mealy machine and Moore machine  Output depends on the present state as well as present input.  Mealy Machine places its output on the transition.  Less number of states are required.  There is more hardware requirement for circuit implementation.  They react faster to inputs.  Asynchronous output generation.  Output is placed on transitions  It is difficult to design.  Output depends only upon the present state.  Moore machine also places its output on the transition.  More states are required.  There is less hardware requirement for circuit implementation.  They react slower to inputs  Synchronous output and state generation.  Output is placed on states.  Easy to design.