SlideShare a Scribd company logo
1 of 3
Download to read offline
Softroniics
Softroniics www.softroniics.in
Calicut||Coimbatore||Palakkad 9037291113, 9037061113
A novel approach to realize Built-in-self-test(BIST) enabled
UART using VHDL
ABSTRACT:
Testing of VLSI chips are becoming very much complex day by day due to
increasing exponential advancement of nano technology. So both front-end and
back-end engineers are trying to evolve a system with full testability keeping in
mind the possibility of reduced product failures and missed market opportunities.
BIST is a design technique that allows a system to test automatically itself with
slightly larger system size. In this paper, the simulation result performance
achieved by BIST enabled UART architecture through VHDL programming is
enough to compensate the extra hardware needed in BIST architecture. This
technique generate random test pattern automatically, so it can provide less test
time compared to an externally applied test pattern and helps to achieve much
more productivity at the end.
EXISTING SYSTEM:
The processing steps of VLSI chips are extremely complex, and costly inducing
vendors to stress on more and more testability as a requirement tool to assure the
reliability and the functionality of each of their designed circuits. BIST technique
has become as a boon to them, which helps to test a system automatically.
Universal Asynchronous Receive/Transmit (UART) has the objectives of firstly to
satisfy specified testability requirements, and secondly to generate the lowest-cost
with the highest performance implementation. UART has been an important
Softroniics
Softroniics www.softroniics.in
Calicut||Coimbatore||Palakkad 9037291113, 9037061113
input/output tool for decades and is still widely used. The additional BIST circuit
that increases the hardware overhead increases design time and size of the chip,
which may degrade the performance [6].
PROPOSED SYSTEM:
This paper focuses on the design of a UART chip with embedded BIST
architecture using simple LFSR with the help of VHDL language. The paper
describes the problems of (VLSI) testing followed by the behavior of UART that
includes both transmitter and receiver section using VHISC Hardware
DescriptionbLanguage (VHDL). In this paper, The simulation result is compared
with previous work and it has been seen that the result is promising and helps to
reduce timing constraints and overall power dissipation.[1].[2] The UART is
targeted at broadband modem, base station, cell phone, and PDA designs
Softroniics
Softroniics www.softroniics.in
Calicut||Coimbatore||Palakkad 9037291113, 9037061113
SOFTWARE IMPLEMENTATION:
 Modelsim 6.0
 Xilinx 14.2
HARDWARE IMPLEMENTATION:
 SPARTAN-III, SPARTAN-VI

More Related Content

More from shanofa sanu

More from shanofa sanu (6)

electronics-embedded-project-topics-list-softroniics
electronics-embedded-project-topics-list-softroniicselectronics-embedded-project-topics-list-softroniics
electronics-embedded-project-topics-list-softroniics
 
Power decoupling
Power decouplingPower decoupling
Power decoupling
 
11.paqcs physical design aware fault-tolerant quantum circuit synthesis
11.paqcs physical design aware fault-tolerant quantum circuit synthesis11.paqcs physical design aware fault-tolerant quantum circuit synthesis
11.paqcs physical design aware fault-tolerant quantum circuit synthesis
 
11.1 automatic moving object extraction (1)
11.1 automatic moving object extraction  (1)11.1 automatic moving object extraction  (1)
11.1 automatic moving object extraction (1)
 
272465451 raspberry-pi-based-project-abstracts
272465451 raspberry-pi-based-project-abstracts272465451 raspberry-pi-based-project-abstracts
272465451 raspberry-pi-based-project-abstracts
 
Discovering latent semantics in web documents
Discovering latent semantics in web documentsDiscovering latent semantics in web documents
Discovering latent semantics in web documents
 

Recently uploaded

1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
QucHHunhnh
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
kauryashika82
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
PECB
 

Recently uploaded (20)

Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptx
 
ICT role in 21st century education and it's challenges.
ICT role in 21st century education and it's challenges.ICT role in 21st century education and it's challenges.
ICT role in 21st century education and it's challenges.
 
Python Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docxPython Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docx
 
Unit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptxUnit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptx
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.
 
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdf
 
How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
 
ComPTIA Overview | Comptia Security+ Book SY0-701
ComPTIA Overview | Comptia Security+ Book SY0-701ComPTIA Overview | Comptia Security+ Book SY0-701
ComPTIA Overview | Comptia Security+ Book SY0-701
 
Sociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning ExhibitSociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning Exhibit
 
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
 
psychiatric nursing HISTORY COLLECTION .docx
psychiatric  nursing HISTORY  COLLECTION  .docxpsychiatric  nursing HISTORY  COLLECTION  .docx
psychiatric nursing HISTORY COLLECTION .docx
 
Energy Resources. ( B. Pharmacy, 1st Year, Sem-II) Natural Resources
Energy Resources. ( B. Pharmacy, 1st Year, Sem-II) Natural ResourcesEnergy Resources. ( B. Pharmacy, 1st Year, Sem-II) Natural Resources
Energy Resources. ( B. Pharmacy, 1st Year, Sem-II) Natural Resources
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy Consulting
 
Mehran University Newsletter Vol-X, Issue-I, 2024
Mehran University Newsletter Vol-X, Issue-I, 2024Mehran University Newsletter Vol-X, Issue-I, 2024
Mehran University Newsletter Vol-X, Issue-I, 2024
 
Key note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdfKey note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdf
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 

7555 a novel-approach-to-realize-built-in-self-test-bist--enabled-uart-using-vhdl-docx

  • 1. Softroniics Softroniics www.softroniics.in Calicut||Coimbatore||Palakkad 9037291113, 9037061113 A novel approach to realize Built-in-self-test(BIST) enabled UART using VHDL ABSTRACT: Testing of VLSI chips are becoming very much complex day by day due to increasing exponential advancement of nano technology. So both front-end and back-end engineers are trying to evolve a system with full testability keeping in mind the possibility of reduced product failures and missed market opportunities. BIST is a design technique that allows a system to test automatically itself with slightly larger system size. In this paper, the simulation result performance achieved by BIST enabled UART architecture through VHDL programming is enough to compensate the extra hardware needed in BIST architecture. This technique generate random test pattern automatically, so it can provide less test time compared to an externally applied test pattern and helps to achieve much more productivity at the end. EXISTING SYSTEM: The processing steps of VLSI chips are extremely complex, and costly inducing vendors to stress on more and more testability as a requirement tool to assure the reliability and the functionality of each of their designed circuits. BIST technique has become as a boon to them, which helps to test a system automatically. Universal Asynchronous Receive/Transmit (UART) has the objectives of firstly to satisfy specified testability requirements, and secondly to generate the lowest-cost with the highest performance implementation. UART has been an important
  • 2. Softroniics Softroniics www.softroniics.in Calicut||Coimbatore||Palakkad 9037291113, 9037061113 input/output tool for decades and is still widely used. The additional BIST circuit that increases the hardware overhead increases design time and size of the chip, which may degrade the performance [6]. PROPOSED SYSTEM: This paper focuses on the design of a UART chip with embedded BIST architecture using simple LFSR with the help of VHDL language. The paper describes the problems of (VLSI) testing followed by the behavior of UART that includes both transmitter and receiver section using VHISC Hardware DescriptionbLanguage (VHDL). In this paper, The simulation result is compared with previous work and it has been seen that the result is promising and helps to reduce timing constraints and overall power dissipation.[1].[2] The UART is targeted at broadband modem, base station, cell phone, and PDA designs
  • 3. Softroniics Softroniics www.softroniics.in Calicut||Coimbatore||Palakkad 9037291113, 9037061113 SOFTWARE IMPLEMENTATION:  Modelsim 6.0  Xilinx 14.2 HARDWARE IMPLEMENTATION:  SPARTAN-III, SPARTAN-VI