Intilop Corporation is a pioneer in developing and providing ‘Customizable Silicon IP’ in the area of Networking, Network Security, data storage-SAN/NAS and embedded applications that allows customers to differentiate their products and make quick enhancements. Intilop and its customers have successfully implemented these in several ASICs, SOCs, FPGAs and full-scale systems.
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Ethernet summit 2011_toe
1. Santa Clara, CA USA February 2011 intilop Corporation 4800 Great America Pkwy. Ste-231 Santa Clara, CA. 95054 Ph: 408-496-0333, Fax: 408-496-0444 www.intilop.com TCP Offload Vs Non Offload Delivering 10G Line rate Performance with ultra low latency A TOE Story intilop
2.
3. Santa Clara, CA USA February 2011 Network Traffic Growth TOE Global IP traffic will increase fivefold by 2015: Global IP traffic is expected to increase fivefold from 2010 to 2015, approaching 70 exabytes per month in 2015, up from approximately 11 exabytes per month in 2009. By 2015, annual global IP traffic will reach about 0.7of a zettabyte. IP traffic in North America will reach 13 exabytes per month by 2015, slightly ahead of Western Europe, which will reach 12.5 exabytes per month, and behind Asia Pacific (AsiaPac), where IP traffic will reach 21 exabytes per month Middle East and Africa will grow the fastest, with a compound annual growth rate of 51 percent, reaching 1 exabyte per month in 2015. An optimized TCP stack running on a Xeon Class CPU – @2.x GHz when dedicated to just one Ethernet port can handle data rate of up to about 500 MHz before slowing down. Terabyte (TB) 10 12 2 40 Petabyte (PB) 10 15 2 50 exabyte (EB) 10 18 2 60 Zettabyte (ZB) 10 21 2 70 Yottabyte (YB) 10 24 2 80
4. Santa Clara, CA USA February 2011 TCP/IP in Networks & Challenges - Increasing TCP/IP performance has been a major research area for the networking system designers. - Many incremental improvements, such as TCP checksum offload have since become widely adopted. - However, these improvements only serve to keep the problem from getting worse over time, as they do not solve the network scalability problem caused by increasing disparity of improvement of CPU speed, memory bandwidth, memory latency and network andwidth. - At multigigabit data rates, TCP/IP processing is still a major source of system overhead. TOE NAS or DB Server SAN Storage Server
5. Santa Clara, CA USA February 2011 TCP Offload VS Non Offload Layer 2 MAC Layer 3 IP Layer Layer 4 TCP Layer Sockets/Buffers-Map Application-Socket API Applications /Upper level Protocols Standard TCP Protocol Software Stack (Linux or Windows) Full TCP/IP Offload (intilop) Applications Socket API Current TCP/IP Software Architecture TCP Offload Architecture PHY PHY
6. Santa Clara, CA USA February 2011 Various degrees of TCP Offload Enhanced TCP/IP (Partial Offload in a few designs) Traditional TCP/IP Implementation Full_TCP Offload Standard TCP/IP Protocol Software Stack (Linux or Windows) Applications Applications Applications MAC+TOE PHY PHY PHY MAC MAC Partial_TOE (Hardware Assist) Remaining_TCP Functions -CPU
7.
8.
9.
10.
11.
12. Santa Clara, CA USA February 2011 Required Protocol Layers Layer 2 MAC Layer 3 IP Layer Layer-1 PHY Layer-2 hdr Layer-3 hdr Layer-4 hdr Layer-5/6/7 - App Update Cntrl Cntrl Read Read Pkt Checksum+ Strip header Flow_0 Descr_n Descr_0 Read Payload write Payload TDI/App CPU Mem Payld_n Payld_0 Rx Pkt Descr_n Sokt-App_buff Flow_n
13. Santa Clara, CA USA February 2011 TCP/IP protocol hardware implementation Layer -2 MAC Layer - 3 IP Layer PHY Update Cntrl Cntrl Read Read Pkt Checksum+ Strip header Flow_0 Descr_n Descr_0 Read Payload Write payload App CPU Mem Payld_n Payld_0 Rx Pkt Descr_n Sockt-App_buff Flow_n Applications TOE-FPGA (4 Layers Integrated) App Rx Buf App Tx Buf
14.
15.
16.
17.
18.
19.
20. Santa Clara, CA USA February 2011 10 G bit TOE Engine - Diagram Hdr/Flg Proc Filters Blk Rx I/F Tx I/F Protocol Processor P D D Rx Rx/Tx –Pkt Seq & Que-Mgr 4/8 DMAs SRAM Ctl Ext Mem Ctl Ext Mem (opt) Session Proc Payload_FIFO PCIe-DMA PLB/APB I/F Regs Blk PCIe – I/F Flash Ext (opt) User_Tx_ Payload User_Rx_ Payload Opt Opt Opt XGMII XGMII 10G EMAC Control bus To Host 10G TCP Offload Engine + EMAC (S implified Block Diagram)