Suche senden
Hochladen
Ijetcas14 562
•
0 gefällt mir
•
198 views
Iasir Journals
Folgen
Performance Analysis of Low Power Dissipation and High Speed Voltage Sense Amplifier
Weniger lesen
Mehr lesen
Ingenieurwesen
Melden
Teilen
Melden
Teilen
1 von 4
Jetzt herunterladen
Downloaden Sie, um offline zu lesen
Empfohlen
Voltage Sag Compensation in Fourteen Bus System Using IDVR
Voltage Sag Compensation in Fourteen Bus System Using IDVR
IRJET Journal
The Approach on Influence of Biasing Circuit in Wideband Low Noise Amplifier ...
The Approach on Influence of Biasing Circuit in Wideband Low Noise Amplifier ...
IJEACS
40120140505013
40120140505013
IAEME Publication
Ijarcet vol-2-issue-7-2241-2245
Ijarcet vol-2-issue-7-2241-2245
Editor IJARCET
Low power vlsi design ppt
Low power vlsi design ppt
Anil Yadav
Switching pulse generation for DC-DC boost converter using Xilinx-ISE with FP...
Switching pulse generation for DC-DC boost converter using Xilinx-ISE with FP...
IJECEIAES
Low power VLSI design
Low power VLSI design
Saravanan Siddhan
AVTS Approach To Digital CMOS Circuits For Diminishing Complete Power Expendi...
AVTS Approach To Digital CMOS Circuits For Diminishing Complete Power Expendi...
IJRES Journal
Empfohlen
Voltage Sag Compensation in Fourteen Bus System Using IDVR
Voltage Sag Compensation in Fourteen Bus System Using IDVR
IRJET Journal
The Approach on Influence of Biasing Circuit in Wideband Low Noise Amplifier ...
The Approach on Influence of Biasing Circuit in Wideband Low Noise Amplifier ...
IJEACS
40120140505013
40120140505013
IAEME Publication
Ijarcet vol-2-issue-7-2241-2245
Ijarcet vol-2-issue-7-2241-2245
Editor IJARCET
Low power vlsi design ppt
Low power vlsi design ppt
Anil Yadav
Switching pulse generation for DC-DC boost converter using Xilinx-ISE with FP...
Switching pulse generation for DC-DC boost converter using Xilinx-ISE with FP...
IJECEIAES
Low power VLSI design
Low power VLSI design
Saravanan Siddhan
AVTS Approach To Digital CMOS Circuits For Diminishing Complete Power Expendi...
AVTS Approach To Digital CMOS Circuits For Diminishing Complete Power Expendi...
IJRES Journal
Advanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip Design
Dr. Shivananda Koteshwar
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_final
JITENDER -
An adaptive protection scheme to prevent recloser-fuse miscoordination in dis...
An adaptive protection scheme to prevent recloser-fuse miscoordination in dis...
iosrjce
Cn32556558
Cn32556558
IJERA Editor
High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...
High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...
Premier Publishers
Distributed Generation Inverter as APF in Dual APF DG interfacing Scheme
Distributed Generation Inverter as APF in Dual APF DG interfacing Scheme
International Journal of Power Electronics and Drive Systems
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
IJEEE
IRJET-Wireless Power Transmission from Solar Input
IRJET-Wireless Power Transmission from Solar Input
IRJET Journal
Review Paper on Wireless Power Transmission by using Inductive Coupling for D...
Review Paper on Wireless Power Transmission by using Inductive Coupling for D...
IRJET Journal
Final Viva Presenation 1309136702 ppt (7-05-2016)
Final Viva Presenation 1309136702 ppt (7-05-2016)
Devyani Balyan
Fpga versus dsp for wavelet transform based voltage sags detection
Fpga versus dsp for wavelet transform based voltage sags detection
Cecilio Martins
Novel High Voltage Buck Boost Converter
Novel High Voltage Buck Boost Converter
IRJET Journal
Life Cycle of Big Data Analysis by using MapReduce Algorithm
Life Cycle of Big Data Analysis by using MapReduce Algorithm
IRJET Journal
A Comparative Study Of Low Power Consumption Techniques In A VLSI Circuit
A Comparative Study Of Low Power Consumption Techniques In A VLSI Circuit
IJERA Editor
Devyani 1st Ext. Presentation
Devyani 1st Ext. Presentation
Devyani Balyan
Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
IJMTST Journal
A Design of Sigma-Delta ADC Using OTA
A Design of Sigma-Delta ADC Using OTA
IJERA Editor
Cw4301569573
Cw4301569573
IJERA Editor
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET Journal
T044069296
T044069296
IJERA Editor
Cn32556558
Cn32556558
IJERA Editor
shravani_UGC.pdf eferhgtrjtyj hgfdhrtsgsdgse
shravani_UGC.pdf eferhgtrjtyj hgfdhrtsgsdgse
pankajrangaree2
Weitere ähnliche Inhalte
Was ist angesagt?
Advanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip Design
Dr. Shivananda Koteshwar
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_final
JITENDER -
An adaptive protection scheme to prevent recloser-fuse miscoordination in dis...
An adaptive protection scheme to prevent recloser-fuse miscoordination in dis...
iosrjce
Cn32556558
Cn32556558
IJERA Editor
High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...
High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...
Premier Publishers
Distributed Generation Inverter as APF in Dual APF DG interfacing Scheme
Distributed Generation Inverter as APF in Dual APF DG interfacing Scheme
International Journal of Power Electronics and Drive Systems
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
IJEEE
IRJET-Wireless Power Transmission from Solar Input
IRJET-Wireless Power Transmission from Solar Input
IRJET Journal
Review Paper on Wireless Power Transmission by using Inductive Coupling for D...
Review Paper on Wireless Power Transmission by using Inductive Coupling for D...
IRJET Journal
Final Viva Presenation 1309136702 ppt (7-05-2016)
Final Viva Presenation 1309136702 ppt (7-05-2016)
Devyani Balyan
Fpga versus dsp for wavelet transform based voltage sags detection
Fpga versus dsp for wavelet transform based voltage sags detection
Cecilio Martins
Novel High Voltage Buck Boost Converter
Novel High Voltage Buck Boost Converter
IRJET Journal
Life Cycle of Big Data Analysis by using MapReduce Algorithm
Life Cycle of Big Data Analysis by using MapReduce Algorithm
IRJET Journal
A Comparative Study Of Low Power Consumption Techniques In A VLSI Circuit
A Comparative Study Of Low Power Consumption Techniques In A VLSI Circuit
IJERA Editor
Devyani 1st Ext. Presentation
Devyani 1st Ext. Presentation
Devyani Balyan
Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
IJMTST Journal
Was ist angesagt?
(16)
Advanced Low Power Techniques in Chip Design
Advanced Low Power Techniques in Chip Design
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_final
An adaptive protection scheme to prevent recloser-fuse miscoordination in dis...
An adaptive protection scheme to prevent recloser-fuse miscoordination in dis...
Cn32556558
Cn32556558
High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...
High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...
Distributed Generation Inverter as APF in Dual APF DG interfacing Scheme
Distributed Generation Inverter as APF in Dual APF DG interfacing Scheme
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
IRJET-Wireless Power Transmission from Solar Input
IRJET-Wireless Power Transmission from Solar Input
Review Paper on Wireless Power Transmission by using Inductive Coupling for D...
Review Paper on Wireless Power Transmission by using Inductive Coupling for D...
Final Viva Presenation 1309136702 ppt (7-05-2016)
Final Viva Presenation 1309136702 ppt (7-05-2016)
Fpga versus dsp for wavelet transform based voltage sags detection
Fpga versus dsp for wavelet transform based voltage sags detection
Novel High Voltage Buck Boost Converter
Novel High Voltage Buck Boost Converter
Life Cycle of Big Data Analysis by using MapReduce Algorithm
Life Cycle of Big Data Analysis by using MapReduce Algorithm
A Comparative Study Of Low Power Consumption Techniques In A VLSI Circuit
A Comparative Study Of Low Power Consumption Techniques In A VLSI Circuit
Devyani 1st Ext. Presentation
Devyani 1st Ext. Presentation
Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift Register
Ähnlich wie Ijetcas14 562
A Design of Sigma-Delta ADC Using OTA
A Design of Sigma-Delta ADC Using OTA
IJERA Editor
Cw4301569573
Cw4301569573
IJERA Editor
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET Journal
T044069296
T044069296
IJERA Editor
Cn32556558
Cn32556558
IJERA Editor
shravani_UGC.pdf eferhgtrjtyj hgfdhrtsgsdgse
shravani_UGC.pdf eferhgtrjtyj hgfdhrtsgsdgse
pankajrangaree2
High step up converter with diode capacitor technique for renewable energy ap...
High step up converter with diode capacitor technique for renewable energy ap...
IAEME Publication
233466440 rg-major-project-final-complete upload
233466440 rg-major-project-final-complete upload
Hoopeer Hoopeer
Implementation and analysis of power reduction in 2 to 4 decoder design using...
Implementation and analysis of power reduction in 2 to 4 decoder design using...
eSAT Publishing House
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
ieijjournal
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
ieijjournal
Low Power SI Class E Power Amplifier and Rf Switch for Health Care
Low Power SI Class E Power Amplifier and Rf Switch for Health Care
ieijjournal1
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
ieijjournal1
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
ieijjournal
N045048590
N045048590
IJERA Editor
IRJET- Adaptive Approach for Reducing the Total Harmonic Distortion of Bo...
IRJET- Adaptive Approach for Reducing the Total Harmonic Distortion of Bo...
IRJET Journal
High Speed, Low Offset, Low Power, Fully Dynamic Cmos Latched Comparator
High Speed, Low Offset, Low Power, Fully Dynamic Cmos Latched Comparator
iosrjce
Design and Implementation of Low Power 3-Bit Flash ADC Using 180nm CMOS Techn...
Design and Implementation of Low Power 3-Bit Flash ADC Using 180nm CMOS Techn...
IJERA Editor
Bt31482484
Bt31482484
IJERA Editor
Design, Simulation and Hardware Implementation of a Multi Device Interleaved ...
Design, Simulation and Hardware Implementation of a Multi Device Interleaved ...
IJPEDS-IAES
Ähnlich wie Ijetcas14 562
(20)
A Design of Sigma-Delta ADC Using OTA
A Design of Sigma-Delta ADC Using OTA
Cw4301569573
Cw4301569573
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
IRJET- Design and Implementation of High Speed, Low Power Charge Shared R...
T044069296
T044069296
Cn32556558
Cn32556558
shravani_UGC.pdf eferhgtrjtyj hgfdhrtsgsdgse
shravani_UGC.pdf eferhgtrjtyj hgfdhrtsgsdgse
High step up converter with diode capacitor technique for renewable energy ap...
High step up converter with diode capacitor technique for renewable energy ap...
233466440 rg-major-project-final-complete upload
233466440 rg-major-project-final-complete upload
Implementation and analysis of power reduction in 2 to 4 decoder design using...
Implementation and analysis of power reduction in 2 to 4 decoder design using...
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
Low Power SI Class E Power Amplifier and Rf Switch for Health Care
Low Power SI Class E Power Amplifier and Rf Switch for Health Care
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
LOW POWER SI CLASS E POWER AMPLIFIER AND RF SWITCH FOR HEALTH CARE
N045048590
N045048590
IRJET- Adaptive Approach for Reducing the Total Harmonic Distortion of Bo...
IRJET- Adaptive Approach for Reducing the Total Harmonic Distortion of Bo...
High Speed, Low Offset, Low Power, Fully Dynamic Cmos Latched Comparator
High Speed, Low Offset, Low Power, Fully Dynamic Cmos Latched Comparator
Design and Implementation of Low Power 3-Bit Flash ADC Using 180nm CMOS Techn...
Design and Implementation of Low Power 3-Bit Flash ADC Using 180nm CMOS Techn...
Bt31482484
Bt31482484
Design, Simulation and Hardware Implementation of a Multi Device Interleaved ...
Design, Simulation and Hardware Implementation of a Multi Device Interleaved ...
Mehr von Iasir Journals
ijetcas14 650
ijetcas14 650
Iasir Journals
Ijetcas14 648
Ijetcas14 648
Iasir Journals
Ijetcas14 647
Ijetcas14 647
Iasir Journals
Ijetcas14 643
Ijetcas14 643
Iasir Journals
Ijetcas14 641
Ijetcas14 641
Iasir Journals
Ijetcas14 639
Ijetcas14 639
Iasir Journals
Ijetcas14 632
Ijetcas14 632
Iasir Journals
Ijetcas14 624
Ijetcas14 624
Iasir Journals
Ijetcas14 619
Ijetcas14 619
Iasir Journals
Ijetcas14 615
Ijetcas14 615
Iasir Journals
Ijetcas14 608
Ijetcas14 608
Iasir Journals
Ijetcas14 605
Ijetcas14 605
Iasir Journals
Ijetcas14 604
Ijetcas14 604
Iasir Journals
Ijetcas14 598
Ijetcas14 598
Iasir Journals
Ijetcas14 594
Ijetcas14 594
Iasir Journals
Ijetcas14 593
Ijetcas14 593
Iasir Journals
Ijetcas14 591
Ijetcas14 591
Iasir Journals
Ijetcas14 589
Ijetcas14 589
Iasir Journals
Ijetcas14 585
Ijetcas14 585
Iasir Journals
Ijetcas14 584
Ijetcas14 584
Iasir Journals
Mehr von Iasir Journals
(20)
ijetcas14 650
ijetcas14 650
Ijetcas14 648
Ijetcas14 648
Ijetcas14 647
Ijetcas14 647
Ijetcas14 643
Ijetcas14 643
Ijetcas14 641
Ijetcas14 641
Ijetcas14 639
Ijetcas14 639
Ijetcas14 632
Ijetcas14 632
Ijetcas14 624
Ijetcas14 624
Ijetcas14 619
Ijetcas14 619
Ijetcas14 615
Ijetcas14 615
Ijetcas14 608
Ijetcas14 608
Ijetcas14 605
Ijetcas14 605
Ijetcas14 604
Ijetcas14 604
Ijetcas14 598
Ijetcas14 598
Ijetcas14 594
Ijetcas14 594
Ijetcas14 593
Ijetcas14 593
Ijetcas14 591
Ijetcas14 591
Ijetcas14 589
Ijetcas14 589
Ijetcas14 585
Ijetcas14 585
Ijetcas14 584
Ijetcas14 584
Kürzlich hochgeladen
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
Asst.prof M.Gokilavani
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
Alluxio, Inc.
lifi-technology with integration of IOT.pptx
lifi-technology with integration of IOT.pptx
somshekarkn64
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
rehmti665
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx
959SahilShah
Transport layer issues and challenges - Guide
Transport layer issues and challenges - Guide
GOPINATHS437943
Past, Present and Future of Generative AI
Past, Present and Future of Generative AI
abhishek36461
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
Dr SOUNDIRARAJ N
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
hassan khalil
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
dollysharma2066
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
saravananr517913
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
ssuser7cb4ff
Piping Basic stress analysis by engineering
Piping Basic stress analysis by engineering
JuanCarlosMorales19600
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
KartikeyaDwivedi3
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECH
C Sai Kiran
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdf
me23b1001
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
VICTOR MAESTRE RAMIREZ
Solving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.ppt
JasonTagapanGulla
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
9953056974 Low Rate Call Girls In Saket, Delhi NCR
8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter
ShivangiSharma879191
Kürzlich hochgeladen
(20)
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
lifi-technology with integration of IOT.pptx
lifi-technology with integration of IOT.pptx
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx
Transport layer issues and challenges - Guide
Transport layer issues and challenges - Guide
Past, Present and Future of Generative AI
Past, Present and Future of Generative AI
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Unit7-DC_Motors nkkjnsdkfnfcdfknfdgfggfg
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
Piping Basic stress analysis by engineering
Piping Basic stress analysis by engineering
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECH
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdf
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
Solving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.ppt
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter
Ijetcas14 562
1.
International Association of
Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) International Journal of Emerging Technologies in Computational and Applied Sciences(IJETCAS) www.iasir.net IJETCAS 14-562; © 2014, IJETCAS All Rights Reserved Page 166 ISSN (Print): 2279-0047 ISSN (Online): 2279-0055 Performance Analysis of Low Power Dissipation and High Speed Voltage Sense Amplifier Mrs. Jasbir Kaur1, Nitin Goyal2 Assistant Professor1, ME Electronics (VLSI)2 Electronics Department PEC University of Technology Chandigarh 160012, India Abstract: This CMOS voltage sense amplifier or comparator is designed by adding dual input single output differential amplifier which is added in place of back-to-back inverter in the latch stage. This method is used to completely remove the input noise present in the circuit. Using this dual input single output differential amplifier the analog-to-digital conversions with high speed, lower power dissipation and immune to noise can be achieved. The circuits are designed using 180nm Technology and CMOS at a power supply of 1.8 Volts in Cadence. This proposed single output differential amplifier is based on two cross coupled differential pairs with positive feedback and switchable current sources and having lower power dissipation, higher speed and it is shown to be very robust against transistor mismatch and is noise immunity. There is a reduction of 24% in the delay of the circuit and also the energy consumed in the circuit is only 77% of the previous circuit and hence there is an increase in speed and decrease in the dissipation of the circuit. Keywords: CMOS, differential amplifier, energy, mismatch, analog to digital converter I. Introduction High-speed voltage sense amplifiers are essential building blocks in high-speed flash analog-to-digital converters (ADCs). Such ADCs are widely used in many applications including data storage systems, fast serial links and high-speed measurement instruments. In these applications, typically a low-to-medium resolution ADC (i.e., 4 to 6 bits of resolution) and speeds of the order of GHz are desired [1]. In voltage sense amplifiers first the input signal is sampled. Then the sampled signal is applied to a number of comparators to determine the digital equivalent of the analog value. The voltage sense amplifiers are applied to read the contents of several types of memories and also to compare the inputs and giving the result accordingly. Apart from that, voltage sense amplifiers are used in peak detectors, zero crossing detectors, switching power regulators. Nowadays high speed devices like High speed ADCs, operational amplifiers became of great importance. And for these high speed applications, a major thrust is given towards low power methodologies. They can be thought of as decision making circuits. Minimization in power consumption in these devices can be achieved by moving towards smaller feature size processes. However, as we move towards smaller feature size processes, the process variations and other non idealities will greatly affect the overall performance of the device. Now analog-to-digital converter requires lesser power dissipation, low noise, better slew rate, high speed, less hysteresis, less Offset. The performance limiting blocks in such ADCs are typically inter-stage gain amplifiers and voltage sense amplifiers. The power consumption, speed takes major roll on performance measurement of ADCs. Dynamic voltage sense amplifiers are being used in today’s A/D converters extensively because these comparators are high speed, consume lesser power dissipation, having zero static power consumption and provide full-swing digital level output voltage in shorter time duration. It can amplify a small input voltage difference to a large enough voltage to overcome the latch offset voltage and also can reduce the kickback noise [2].But this stage based comparator have disadvantage of more power consumption due to the presence of more number of transistors and also the reduction in intrinsic gain due to the reduction of the resistance because of continuous technology scaling [5]. The organization of the rest of the sections of the paper is as follows. In the next section we will be analyzing the voltage sense amplifier circuit and in the III section we will be comparing the results and then will be followed by conclusion and references. The simulation graphs are also being attached along with the schematic of the circuit.
2.
Jasbir Kaur et
al., International Journal of Emerging Technologies in Computational and Applied Sciences, 9(2), June-August, 2014, pp. 166-169 IJETCAS 14-562; © 2014, IJETCAS All Rights Reserved Page 167 II. Analysis of Comparators Figure 1: Circuit with back-to-back inverters The circuit-2 mainly is a derived version of the circuit-1 shown above. The back-to-back latch stage is replaced with back-to-back dual input single output differential amplifier. This Differential amplifier stage is having many advantages over the latch stage. These are having low common noise because of the presence of the additional nmos and also they are more immune to the environmental noise. Because of the presence of this stage the achievable voltage swing also increases. It also provides simpler biasing and higher linearity. The delay of the circuit also reduces due to this structure and also the consumption of the circuit reduces. Here our main purpose is to eliminating the noise that is present in the latch stage and for which output is getting fluctuated with clock transition. Figure 2: Modified circuit with differential amplifier
3.
Jasbir Kaur et
al., International Journal of Emerging Technologies in Computational and Applied Sciences, 9(2), June-August, 2014, pp. 166-169 IJETCAS 14-562; © 2014, IJETCAS All Rights Reserved Page 168 Figure 3: Cadence implementation of the modified circuit Figure 4: The waveforms of the input and corresponding output Firstly we will discuss the working on the circuit. During reset phase (clk= 0V), PMOS transistor N4 and N5 turn on and they charge Di node voltages to VDD and Hence NMOS transistors N16 and N17 turns on and discharges Di’ nodes voltages to GND. Then N14, N15 and PMOS transistors of differential amplifier blocks N10 and N11 turns on, NMOS transistors of differential amplifier block N6, N7 and N12, N13 turns off. The out nodes are charges to VDD. During evaluation phase (clk= VDD), the Di node capacitances are discharged from VDD to GND in a rate which is proportional to the input voltages. At a certain voltage of Di nodes, the inverter pairs N18/N16 and N19/N17 invert the Di node signal into a regenerated signal. These regenerated signals turn PMOS transistors N14, N10, N11, and N15 off. And eventually N12, N13, N20, N21 turns on. Hence the back-to-back differential
4.
Jasbir Kaur et
al., International Journal of Emerging Technologies in Computational and Applied Sciences, 9(2), June-August, 2014, pp. 166-169 IJETCAS 14-562; © 2014, IJETCAS All Rights Reserved Page 169 pair again regenerates the Di’ node signals and because of N12 and N13 being on, the output latch stage converts the small voltage difference transmitted from Di’ node into a full scale digital level output. III. Comparison of the results with previous work We have done the analysis of the circuit for calculating the delay, offset voltage and energy. The software used for circuit designing and simulation is Cadence Analog Suite (Virtuoso) at 180nm CMOS Technology (VDD=2V and common mode Voltage Vcom=1.8V). The results table is shown below by which we can clearly see that the delay of the circuit has been reduced and also the energy consumed by the circuit has been decreased while there is no change in the offset voltage of the voltage sense amplifier. The results of the circuit- 1 are taken from[3]. Table 1: Performance Comparison No. of transistors Delay(pS) Offset voltage(mV) Energy (fJ) Circuit-1 19 22 17.2 60.08 Circuit-2 21 16.7 17.2 46.1 . IV. Conclusion The paper presents the low power voltage sense amplifier which is having a lower delay in comparison to the previous circuit by the addition of differential amplifiers. The circuit has approximately 24% reduction in delay factor in comparison to the circuit which was having inverters and the energy consumed in the circuit is also approximately 77% of the previous work. VI. References [1] Choi, Abidi, A 6b 1.3Gsample/s A/D converter in 0.35μm CMOS,IEEE J. Solid-State Circuits, vol. 36, pp. 1847 –1858, Dec. 2001. [2] R. Jacob Baker, Harry W. Li, David E. Boyce, “CMOS- Circuit Design, Layout and Simulation”, IEEE Press Series on Microelectronic Systems, IEEE Press Prentice Hall of India Private Limited, Eastern Economy Edition,2002 [3] Jasbir Kaur, Nitin Goyal,” Performance Analysis and Comparison of Self-Calibrating Dynamic Comparator and Advanced Double- Tail CMOS Dynamic Comparators”, International Journal for Scientific Research & Development ,Vol. 2, Issue 04,pp.716-719,June 2014. [4] Meena Panchore, R.S. Gamad, “Low Power High Speed CMOS Comparator Design Using .18μm Technology”, International Journal of Electronic Engineering Research, Vol.2, No.1, pp.71-77, 2010. R. Nicole. [5] B. Murmann et al., "Impact of scaling on analog performance and associated modeling needs," IEEE Trans. Electron Devices, vol. 53, no. 9, pp. 2160-2167, Sep. 2006 [6] Nikoozadeh and B. Murmann, “An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch,” IEEE Trans. Circuits Syst. II: Exp. Briefs, vol. 53, no. 12, pp. 1398-1402, Dec. 2006. 0 10 20 30 40 50 60 70 No. of transistors Delay Offset Energy Circuit-1 Circuit-2
Jetzt herunterladen