SlideShare ist ein Scribd-Unternehmen logo
1 von 8
Downloaden Sie, um offline zu lesen
Basic Logic Gates and Buffers
It is a simple matter to make a NAND gate out of transistors and a resistor:




The resistors on the inputs limit the base-emitter current to just enough to turn the transistors on. It is important
to understand that the inputs are not connected to the output, they only determine whether the output is
connected to +5V or 0 V. You can see that this circuit performs the NAND operation. If both transistors are on
(both inputs +5V or 1) the output will be connected to ground (be at 0V or 0). If either transistor is off, the
output is connected through the resistor to +5V. Here is the circuit behavior presented as a truth table:




The circuit I have shown above is sometimes called transistor-resistor logic, because of the resistor between the
output and the +5V power supply. In most commonly used NAND circuits, there are extra transistors take the
place of this resistor. This improves the performance of the circuit and makes it especially easy to connect to
other digital circuits. These improved logic circuits are called transistor-transistor logic (TTL).

Now that you understand the NAND circuit, we will forever bury the details of it inside a closed box, hiding it
from view. Once we have this circuit in hand, we are concerned only with how to form larger functional units
using NAND gates as the basic building block. If the gates are well designed, as in TTL, they can be hooked up
one to another in essentially unlimited networks. We do not need to know the details of their construction in
order to use them.
Here, all the details are hidden. The last transformation is to replace the box and the word "NAND" with a
certain shape. This will be the schematic symbol for the NAND circuit.




Since all digital circuits have the same +5V and 0V power supply connections, we can eliminate them from the
symbol. However, never forget that they are present.




Since the output of the circuit can sink or source much more current than the inputs use, the output of one
NAND gate can be connected to the input of others in endless chains and infinite combinations. There are a few
limitations. First, a single NAND input does requires a little current. A NAND output can supply (or sink) a
large, but not infinite, current. Because of this, the number of inputs that a single NAND output can be
connected to is limited. In practice, an output can control or drive about 10 inputs. This is called the "fan out" of
the gate. This is not much of a restriction, since most of the circuits we will make will have fan-outs of only a
few gates.

The other limitation is that outputs can never be connected together. Outputs can be connected to inputs, and
inputs to inputs, but never outputs to outputs. This is because outputs can source or sink a large current, and if
two connected outputs are opposite (a one and a zero) there is in effect a short circuit which would damage the
components. In addition, the logic level of the connected outputs would not be defined, that is, it would have
some value between one (5V) and zero (0 V) determined by the resistances in the connected gates.
We will now build the basic logic circuits NOT, AND, OR and XOR from NAND gates. Each logic circuit is
accompanied by its truth table, as we introduced earlier. The simplest is the NOT gate, or inverter.




This gate is made by connecting the two inputs of a NAND gate together. Now, both inputs of the gate will
always be the same, either 0 or 1. Remember the truth table of the NAND gate:




Note that when both inputs A and B are the same, the output is the opposite. By connecting both inputs together
we force both inputs of the NAND gate to be both 0 or both 1, and the NOT gate is born. The NOT gate, or
inverter, has its own symbol, which we will use from now on. Like the other logic gate diagrams the power
supply connections are not shown, since they are understood to be there always.




Here is a circuit diagram of the LED driver from the last section, using the inverter symbol. The details of the
inverter circuit are hidden inside the symbol.




The NOT gate is also called an inverting buffer, which stresses its ability to amplify. If we hook two NOT gates
together we will now have a YES gate or non-inverting buffer.
The YES gate has its own symbol




Note the only difference between the NOT and YES symbols is the little circle at the tip of the triangle.
Sometimes, in logic circuit diagrams, the circle alone is used as a symbol for the NOT (inversion) operation.
Since inverting the input of the YES gate has the same effect as inverting the output, an inverting buffer symbol
could also be drawn as




I will try to avoid the use of the inverter symbol at inputs, but sometimes it greatly simplifies complex logic
circuit diagrams.

Now we come to the logic gates for the AND, OR and XOR operations. The AND operation can be made by
simply inverting the output of a NAND gate.




This is the same as
The AND gate symbol is the NAND gate without the inverting circle at the output




The OR gate is a little more complicated. Using NAND gates it is made this way.




The OR gate is the NAND gate with the inputs inverted.




Using the circle symbols for inverting the inputs is another way to show the OR gate.




The OR gate has its own symbol.
The XOR gate is built from four NAND gates.




The XOR symbol is




The AND, OR and XOR gates all have complementary gates with inverted outputs. We know about the NAND
gate, the complement of the AND gate. Here are the NOR and XNOR gates made with NAND gates. They are
the same as the OR and XOR gates except the output is inverted.
Note the additional NAND gate inverter at the output. The NOR and XNOR gates can also be symbolized using
the small circle to signify inversion of the outputs.




This completes the list of basic logic gates with one or two inputs, and one output. The next step up is to make
gates with three inputs and one output. For our purposes, these are the three-input AND and OR gates. These
multi-input gates can be made from the standard two-input gates. Here is a three-input AND gate, with its
corresponding truth table:




The three-input AND gate can be drawn using a single symbol.




The three-input OR gate can be made in the same way.
It is possible to make AND and OR gates with any number of inputs by combining two-input gates as shown
above.

This completes the description of the basic logic gates. These gates can be combined to make the larger circuits
needed to make a computer processor. These larger circuits are multiplexors (data selectors), registers, the
adder, and the logic that controls the computer.

How to build a computer out of logic gates.

       Home
       Design and Construction
          o ALU
          o Display
          o Control
          o Memory and Input/Output
          o Main Board (Data Path)
       Programming




                                              © Donn Stewart 2010

Weitere ähnliche Inhalte

Was ist angesagt?

Abstract 5G Technology
Abstract   5G TechnologyAbstract   5G Technology
Abstract 5G Technologyvishnu murthy
 
Wireless technology from 0G to 7.5G
Wireless technology from 0G to 7.5GWireless technology from 0G to 7.5G
Wireless technology from 0G to 7.5GShashikanth M
 
GSM Radio interface
GSM Radio interfaceGSM Radio interface
GSM Radio interfaceRUpaliLohar
 
Harmonics and intermodulation distortions
Harmonics and intermodulation distortionsHarmonics and intermodulation distortions
Harmonics and intermodulation distortionsAnjani Kumar
 
A Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shiftersA Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shifterssvrohith 9
 
Ultrasonic based distance measurement system
Ultrasonic based distance measurement systemUltrasonic based distance measurement system
Ultrasonic based distance measurement systemMrinal Sharma
 
Difference Between Impatt Diode and Trapatt Diode and Baritt Diode
Difference Between Impatt Diode and Trapatt Diode and Baritt DiodeDifference Between Impatt Diode and Trapatt Diode and Baritt Diode
Difference Between Impatt Diode and Trapatt Diode and Baritt DiodeAL- AMIN
 
smart antennas ppt
smart antennas pptsmart antennas ppt
smart antennas pptsanthu652
 
6g wireless communication systems
6g wireless communication systems6g wireless communication systems
6g wireless communication systemsSAIALEKHYACHITTURI
 
Lecture 05 pic io port programming
Lecture 05 pic io port programmingLecture 05 pic io port programming
Lecture 05 pic io port programmingVajira Thambawita
 
Keypad Interfacing with 8051 Microcontroller
Keypad Interfacing with 8051 MicrocontrollerKeypad Interfacing with 8051 Microcontroller
Keypad Interfacing with 8051 MicrocontrollerSudhanshu Janwadkar
 
M ary psk and m ary qam ppt
M ary psk and m ary qam pptM ary psk and m ary qam ppt
M ary psk and m ary qam pptDANISHAMIN950
 
Routing protocol on wireless sensor network
Routing protocol on wireless sensor networkRouting protocol on wireless sensor network
Routing protocol on wireless sensor networkshashankcsnits
 

Was ist angesagt? (20)

Abstract 5G Technology
Abstract   5G TechnologyAbstract   5G Technology
Abstract 5G Technology
 
Wireless technology from 0G to 7.5G
Wireless technology from 0G to 7.5GWireless technology from 0G to 7.5G
Wireless technology from 0G to 7.5G
 
Magic tee
Magic tee  Magic tee
Magic tee
 
GSM Radio interface
GSM Radio interfaceGSM Radio interface
GSM Radio interface
 
Wi-fi backscatter
Wi-fi backscatterWi-fi backscatter
Wi-fi backscatter
 
Harmonics and intermodulation distortions
Harmonics and intermodulation distortionsHarmonics and intermodulation distortions
Harmonics and intermodulation distortions
 
Analog signals
Analog signalsAnalog signals
Analog signals
 
A Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shiftersA Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shifters
 
Ultrasonic based distance measurement system
Ultrasonic based distance measurement systemUltrasonic based distance measurement system
Ultrasonic based distance measurement system
 
Difference Between Impatt Diode and Trapatt Diode and Baritt Diode
Difference Between Impatt Diode and Trapatt Diode and Baritt DiodeDifference Between Impatt Diode and Trapatt Diode and Baritt Diode
Difference Between Impatt Diode and Trapatt Diode and Baritt Diode
 
smart antennas ppt
smart antennas pptsmart antennas ppt
smart antennas ppt
 
6g wireless communication systems
6g wireless communication systems6g wireless communication systems
6g wireless communication systems
 
Lecture 05 pic io port programming
Lecture 05 pic io port programmingLecture 05 pic io port programming
Lecture 05 pic io port programming
 
Pll ppt
Pll pptPll ppt
Pll ppt
 
LoRaWAN for IoT
LoRaWAN for IoTLoRaWAN for IoT
LoRaWAN for IoT
 
IoT sensor devices
IoT sensor devicesIoT sensor devices
IoT sensor devices
 
Keypad Interfacing with 8051 Microcontroller
Keypad Interfacing with 8051 MicrocontrollerKeypad Interfacing with 8051 Microcontroller
Keypad Interfacing with 8051 Microcontroller
 
M ary psk and m ary qam ppt
M ary psk and m ary qam pptM ary psk and m ary qam ppt
M ary psk and m ary qam ppt
 
Routing protocol on wireless sensor network
Routing protocol on wireless sensor networkRouting protocol on wireless sensor network
Routing protocol on wireless sensor network
 
Trapatt diode
Trapatt diodeTrapatt diode
Trapatt diode
 

Andere mochten auch

Rfid ass
Rfid assRfid ass
Rfid asskimls2
 
Inmuno
InmunoInmuno
Inmunodrbobe
 
Iii. principles of_capital_budgeting
Iii. principles of_capital_budgetingIii. principles of_capital_budgeting
Iii. principles of_capital_budgetingEzgi Kurt
 
MANUAL OPENOFFICE WRITER
MANUAL OPENOFFICE WRITERMANUAL OPENOFFICE WRITER
MANUAL OPENOFFICE WRITERLiceoMarioWLong
 
trendwatching.com’s CRAMMING
trendwatching.com’s CRAMMINGtrendwatching.com’s CRAMMING
trendwatching.com’s CRAMMINGTrendWatching
 
PAO SCAP Toolkit
PAO SCAP ToolkitPAO SCAP Toolkit
PAO SCAP ToolkitThomas King
 
Perdida de valor de la moneda
Perdida de valor de la monedaPerdida de valor de la moneda
Perdida de valor de la monedafabergio
 
2013 Travel&Tourism Trends from World Travel Market
2013 Travel&Tourism Trends from World Travel Market2013 Travel&Tourism Trends from World Travel Market
2013 Travel&Tourism Trends from World Travel MarketDavid Mora
 
Acceso a la justicia para mujeres víctimas de violencia sexual
Acceso a la justicia para mujeres víctimas de violencia sexualAcceso a la justicia para mujeres víctimas de violencia sexual
Acceso a la justicia para mujeres víctimas de violencia sexualComisión Colombiana de Juristas
 
Libro ISO 20000 Telefonica 65 pag muestra
Libro ISO 20000 Telefonica 65 pag muestraLibro ISO 20000 Telefonica 65 pag muestra
Libro ISO 20000 Telefonica 65 pag muestraLuis Moran Abad
 
Comparacion entre el modelo TCP/IP Y MODELO OSI
Comparacion entre el modelo TCP/IP Y MODELO OSIComparacion entre el modelo TCP/IP Y MODELO OSI
Comparacion entre el modelo TCP/IP Y MODELO OSIdariospeed
 
Pragas da cultura do Algodao
Pragas da cultura do AlgodaoPragas da cultura do Algodao
Pragas da cultura do AlgodaoMarcos Ferreira
 
Dogme Workshop Materials
Dogme Workshop MaterialsDogme Workshop Materials
Dogme Workshop MaterialsAnia Rolinska
 
General Electric - Strategic Audit Assignment
General Electric - Strategic Audit AssignmentGeneral Electric - Strategic Audit Assignment
General Electric - Strategic Audit AssignmentTim Enalls
 

Andere mochten auch (20)

Rfid ass
Rfid assRfid ass
Rfid ass
 
Trabalho imprimir
Trabalho imprimirTrabalho imprimir
Trabalho imprimir
 
Inmuno
InmunoInmuno
Inmuno
 
Iii. principles of_capital_budgeting
Iii. principles of_capital_budgetingIii. principles of_capital_budgeting
Iii. principles of_capital_budgeting
 
Phd plans book final
Phd plans book finalPhd plans book final
Phd plans book final
 
Outcome Mapping: Monitoring and Evaluation Tool
Outcome Mapping: Monitoring and Evaluation ToolOutcome Mapping: Monitoring and Evaluation Tool
Outcome Mapping: Monitoring and Evaluation Tool
 
MANUAL OPENOFFICE WRITER
MANUAL OPENOFFICE WRITERMANUAL OPENOFFICE WRITER
MANUAL OPENOFFICE WRITER
 
trendwatching.com’s CRAMMING
trendwatching.com’s CRAMMINGtrendwatching.com’s CRAMMING
trendwatching.com’s CRAMMING
 
Mercer Signaal - juni 2011
Mercer Signaal - juni 2011Mercer Signaal - juni 2011
Mercer Signaal - juni 2011
 
PAO SCAP Toolkit
PAO SCAP ToolkitPAO SCAP Toolkit
PAO SCAP Toolkit
 
Perdida de valor de la moneda
Perdida de valor de la monedaPerdida de valor de la moneda
Perdida de valor de la moneda
 
2013 Travel&Tourism Trends from World Travel Market
2013 Travel&Tourism Trends from World Travel Market2013 Travel&Tourism Trends from World Travel Market
2013 Travel&Tourism Trends from World Travel Market
 
Acceso a la justicia para mujeres víctimas de violencia sexual
Acceso a la justicia para mujeres víctimas de violencia sexualAcceso a la justicia para mujeres víctimas de violencia sexual
Acceso a la justicia para mujeres víctimas de violencia sexual
 
SeleccióN Del Tema De InvestigacióN
SeleccióN Del Tema De InvestigacióNSeleccióN Del Tema De InvestigacióN
SeleccióN Del Tema De InvestigacióN
 
Libro ISO 20000 Telefonica 65 pag muestra
Libro ISO 20000 Telefonica 65 pag muestraLibro ISO 20000 Telefonica 65 pag muestra
Libro ISO 20000 Telefonica 65 pag muestra
 
Comparacion entre el modelo TCP/IP Y MODELO OSI
Comparacion entre el modelo TCP/IP Y MODELO OSIComparacion entre el modelo TCP/IP Y MODELO OSI
Comparacion entre el modelo TCP/IP Y MODELO OSI
 
Big data-analytics-ebook
Big data-analytics-ebookBig data-analytics-ebook
Big data-analytics-ebook
 
Pragas da cultura do Algodao
Pragas da cultura do AlgodaoPragas da cultura do Algodao
Pragas da cultura do Algodao
 
Dogme Workshop Materials
Dogme Workshop MaterialsDogme Workshop Materials
Dogme Workshop Materials
 
General Electric - Strategic Audit Assignment
General Electric - Strategic Audit AssignmentGeneral Electric - Strategic Audit Assignment
General Electric - Strategic Audit Assignment
 

Ähnlich wie Basic logic gates and buffers

Ähnlich wie Basic logic gates and buffers (20)

Logic gates and Boolean Algebra_VSG
Logic gates and Boolean Algebra_VSGLogic gates and Boolean Algebra_VSG
Logic gates and Boolean Algebra_VSG
 
Basic Logic Gates with Truth Tables.pdf
Basic Logic Gates with Truth Tables.pdfBasic Logic Gates with Truth Tables.pdf
Basic Logic Gates with Truth Tables.pdf
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Project on orientation programme
Project on orientation programmeProject on orientation programme
Project on orientation programme
 
Basic gates and functions
Basic gates and functionsBasic gates and functions
Basic gates and functions
 
Digital logic, an inverter or NOT gate
Digital logic, an inverter or NOT gateDigital logic, an inverter or NOT gate
Digital logic, an inverter or NOT gate
 
Edc
EdcEdc
Edc
 
Logic circuits and design PART 3.pptx
Logic circuits and  design PART 3.pptxLogic circuits and  design PART 3.pptx
Logic circuits and design PART 3.pptx
 
assignment_mathematics.pptx
assignment_mathematics.pptxassignment_mathematics.pptx
assignment_mathematics.pptx
 
Bt0064 logic design1
Bt0064 logic design1Bt0064 logic design1
Bt0064 logic design1
 
Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptx
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Logic Gates.pptx
Logic Gates.pptxLogic Gates.pptx
Logic Gates.pptx
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Logic Gates & Family.pdf
Logic Gates & Family.pdfLogic Gates & Family.pdf
Logic Gates & Family.pdf
 
Programmable logic array
Programmable logic arrayProgrammable logic array
Programmable logic array
 
Chapter 3.pptx
Chapter 3.pptxChapter 3.pptx
Chapter 3.pptx
 
logic gates
logic gateslogic gates
logic gates
 
Logic gate implementing without using ICs by Nimay Giri
Logic gate implementing without using ICs by Nimay GiriLogic gate implementing without using ICs by Nimay Giri
Logic gate implementing without using ICs by Nimay Giri
 
Logic Gates (Physics Investigatory Project Class 11&12).pptx
Logic Gates (Physics Investigatory Project Class 11&12).pptxLogic Gates (Physics Investigatory Project Class 11&12).pptx
Logic Gates (Physics Investigatory Project Class 11&12).pptx
 

Kürzlich hochgeladen

08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking MenDelhi Call girls
 
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024BookNet Canada
 
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...HostedbyConfluent
 
Slack Application Development 101 Slides
Slack Application Development 101 SlidesSlack Application Development 101 Slides
Slack Application Development 101 Slidespraypatel2
 
WhatsApp 9892124323 ✓Call Girls In Kalyan ( Mumbai ) secure service
WhatsApp 9892124323 ✓Call Girls In Kalyan ( Mumbai ) secure serviceWhatsApp 9892124323 ✓Call Girls In Kalyan ( Mumbai ) secure service
WhatsApp 9892124323 ✓Call Girls In Kalyan ( Mumbai ) secure servicePooja Nehwal
 
Handwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed textsHandwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed textsMaria Levchenko
 
IAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsIAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsEnterprise Knowledge
 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountPuma Security, LLC
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking MenDelhi Call girls
 
🐬 The future of MySQL is Postgres 🐘
🐬  The future of MySQL is Postgres   🐘🐬  The future of MySQL is Postgres   🐘
🐬 The future of MySQL is Postgres 🐘RTylerCroy
 
Understanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitectureUnderstanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitecturePixlogix Infotech
 
Salesforce Community Group Quito, Salesforce 101
Salesforce Community Group Quito, Salesforce 101Salesforce Community Group Quito, Salesforce 101
Salesforce Community Group Quito, Salesforce 101Paola De la Torre
 
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 3652toLead Limited
 
Google AI Hackathon: LLM based Evaluator for RAG
Google AI Hackathon: LLM based Evaluator for RAGGoogle AI Hackathon: LLM based Evaluator for RAG
Google AI Hackathon: LLM based Evaluator for RAGSujit Pal
 
08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking MenDelhi Call girls
 
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024BookNet Canada
 
A Call to Action for Generative AI in 2024
A Call to Action for Generative AI in 2024A Call to Action for Generative AI in 2024
A Call to Action for Generative AI in 2024Results
 
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...shyamraj55
 
Presentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreterPresentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreternaman860154
 
Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024The Digital Insurer
 

Kürzlich hochgeladen (20)

08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men
 
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
Transcript: #StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
 
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
Transforming Data Streams with Kafka Connect: An Introduction to Single Messa...
 
Slack Application Development 101 Slides
Slack Application Development 101 SlidesSlack Application Development 101 Slides
Slack Application Development 101 Slides
 
WhatsApp 9892124323 ✓Call Girls In Kalyan ( Mumbai ) secure service
WhatsApp 9892124323 ✓Call Girls In Kalyan ( Mumbai ) secure serviceWhatsApp 9892124323 ✓Call Girls In Kalyan ( Mumbai ) secure service
WhatsApp 9892124323 ✓Call Girls In Kalyan ( Mumbai ) secure service
 
Handwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed textsHandwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed texts
 
IAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsIAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI Solutions
 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path Mount
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
 
🐬 The future of MySQL is Postgres 🐘
🐬  The future of MySQL is Postgres   🐘🐬  The future of MySQL is Postgres   🐘
🐬 The future of MySQL is Postgres 🐘
 
Understanding the Laravel MVC Architecture
Understanding the Laravel MVC ArchitectureUnderstanding the Laravel MVC Architecture
Understanding the Laravel MVC Architecture
 
Salesforce Community Group Quito, Salesforce 101
Salesforce Community Group Quito, Salesforce 101Salesforce Community Group Quito, Salesforce 101
Salesforce Community Group Quito, Salesforce 101
 
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
Tech-Forward - Achieving Business Readiness For Copilot in Microsoft 365
 
Google AI Hackathon: LLM based Evaluator for RAG
Google AI Hackathon: LLM based Evaluator for RAGGoogle AI Hackathon: LLM based Evaluator for RAG
Google AI Hackathon: LLM based Evaluator for RAG
 
08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men
 
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
 
A Call to Action for Generative AI in 2024
A Call to Action for Generative AI in 2024A Call to Action for Generative AI in 2024
A Call to Action for Generative AI in 2024
 
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
 
Presentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreterPresentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreter
 
Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024
 

Basic logic gates and buffers

  • 1. Basic Logic Gates and Buffers It is a simple matter to make a NAND gate out of transistors and a resistor: The resistors on the inputs limit the base-emitter current to just enough to turn the transistors on. It is important to understand that the inputs are not connected to the output, they only determine whether the output is connected to +5V or 0 V. You can see that this circuit performs the NAND operation. If both transistors are on (both inputs +5V or 1) the output will be connected to ground (be at 0V or 0). If either transistor is off, the output is connected through the resistor to +5V. Here is the circuit behavior presented as a truth table: The circuit I have shown above is sometimes called transistor-resistor logic, because of the resistor between the output and the +5V power supply. In most commonly used NAND circuits, there are extra transistors take the place of this resistor. This improves the performance of the circuit and makes it especially easy to connect to other digital circuits. These improved logic circuits are called transistor-transistor logic (TTL). Now that you understand the NAND circuit, we will forever bury the details of it inside a closed box, hiding it from view. Once we have this circuit in hand, we are concerned only with how to form larger functional units using NAND gates as the basic building block. If the gates are well designed, as in TTL, they can be hooked up one to another in essentially unlimited networks. We do not need to know the details of their construction in order to use them.
  • 2. Here, all the details are hidden. The last transformation is to replace the box and the word "NAND" with a certain shape. This will be the schematic symbol for the NAND circuit. Since all digital circuits have the same +5V and 0V power supply connections, we can eliminate them from the symbol. However, never forget that they are present. Since the output of the circuit can sink or source much more current than the inputs use, the output of one NAND gate can be connected to the input of others in endless chains and infinite combinations. There are a few limitations. First, a single NAND input does requires a little current. A NAND output can supply (or sink) a large, but not infinite, current. Because of this, the number of inputs that a single NAND output can be connected to is limited. In practice, an output can control or drive about 10 inputs. This is called the "fan out" of the gate. This is not much of a restriction, since most of the circuits we will make will have fan-outs of only a few gates. The other limitation is that outputs can never be connected together. Outputs can be connected to inputs, and inputs to inputs, but never outputs to outputs. This is because outputs can source or sink a large current, and if two connected outputs are opposite (a one and a zero) there is in effect a short circuit which would damage the components. In addition, the logic level of the connected outputs would not be defined, that is, it would have some value between one (5V) and zero (0 V) determined by the resistances in the connected gates.
  • 3. We will now build the basic logic circuits NOT, AND, OR and XOR from NAND gates. Each logic circuit is accompanied by its truth table, as we introduced earlier. The simplest is the NOT gate, or inverter. This gate is made by connecting the two inputs of a NAND gate together. Now, both inputs of the gate will always be the same, either 0 or 1. Remember the truth table of the NAND gate: Note that when both inputs A and B are the same, the output is the opposite. By connecting both inputs together we force both inputs of the NAND gate to be both 0 or both 1, and the NOT gate is born. The NOT gate, or inverter, has its own symbol, which we will use from now on. Like the other logic gate diagrams the power supply connections are not shown, since they are understood to be there always. Here is a circuit diagram of the LED driver from the last section, using the inverter symbol. The details of the inverter circuit are hidden inside the symbol. The NOT gate is also called an inverting buffer, which stresses its ability to amplify. If we hook two NOT gates together we will now have a YES gate or non-inverting buffer.
  • 4. The YES gate has its own symbol Note the only difference between the NOT and YES symbols is the little circle at the tip of the triangle. Sometimes, in logic circuit diagrams, the circle alone is used as a symbol for the NOT (inversion) operation. Since inverting the input of the YES gate has the same effect as inverting the output, an inverting buffer symbol could also be drawn as I will try to avoid the use of the inverter symbol at inputs, but sometimes it greatly simplifies complex logic circuit diagrams. Now we come to the logic gates for the AND, OR and XOR operations. The AND operation can be made by simply inverting the output of a NAND gate. This is the same as
  • 5. The AND gate symbol is the NAND gate without the inverting circle at the output The OR gate is a little more complicated. Using NAND gates it is made this way. The OR gate is the NAND gate with the inputs inverted. Using the circle symbols for inverting the inputs is another way to show the OR gate. The OR gate has its own symbol.
  • 6. The XOR gate is built from four NAND gates. The XOR symbol is The AND, OR and XOR gates all have complementary gates with inverted outputs. We know about the NAND gate, the complement of the AND gate. Here are the NOR and XNOR gates made with NAND gates. They are the same as the OR and XOR gates except the output is inverted.
  • 7. Note the additional NAND gate inverter at the output. The NOR and XNOR gates can also be symbolized using the small circle to signify inversion of the outputs. This completes the list of basic logic gates with one or two inputs, and one output. The next step up is to make gates with three inputs and one output. For our purposes, these are the three-input AND and OR gates. These multi-input gates can be made from the standard two-input gates. Here is a three-input AND gate, with its corresponding truth table: The three-input AND gate can be drawn using a single symbol. The three-input OR gate can be made in the same way.
  • 8. It is possible to make AND and OR gates with any number of inputs by combining two-input gates as shown above. This completes the description of the basic logic gates. These gates can be combined to make the larger circuits needed to make a computer processor. These larger circuits are multiplexors (data selectors), registers, the adder, and the logic that controls the computer. How to build a computer out of logic gates. Home Design and Construction o ALU o Display o Control o Memory and Input/Output o Main Board (Data Path) Programming © Donn Stewart 2010