SlideShare ist ein Scribd-Unternehmen logo
1 von 11
Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded




                          Besturen met FPGA‘s




              Erik van Hilten
          Technical Engineer
        National Instruments




Agenda
• Intro
• What is an FPGA
• Why are FPGAs important in
  automation
• Engineering FPGAs (hardware)
• Engineering FPGAs (software)




What we do

 Low-Cost, Modular         Productive Software        Highly Integrated,
 Measurement and           Development Tools             Expandable
 Control Hardware                                    Industrial Platforms




    Used by thousands of engineers and scientists for automated test,
         industrial control, and embedded design applications.




www.ni.com                                                                  1
Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded


What is an FPGA?


                                                     Programmable
                                                     Interconnects




  Logic
  Blocks

                                                           I/O Blocks




Simplified FPGA Example
           Implementing Logic on FPGA: F = {(A+B)CD} ⊕ E
                                 E
                                           F
                                               LabVIEW FPGA Code




               A
               B
               C
               D




FPGAs are truly parallel
                                 E
                                           F




               A
               B
               C
               D
                                                    Z




                             W X       Y




www.ni.com                                                              2
Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded


   Benefits FPGAs in Systems
• Reliability – Designs become a custom circuit
• Determinism – Runs algorithms at deterministic
  rates down to 25 ns (faster in many cases)
• Parallelism – Enables parallel tasks and
  pipelining
• Reconfigurable – Create new and alter existing
  task-specific personalities
• Timing – Nanosecond precision for timing and
  synchronization




   Decision Making in Software
       Decision Making in Software
                                                 Crash Possible
                                                                                       Application Software
                                                 Operating System




                                                                                                              Calculation
                                                                    Driver API
                                      Hardware




                    ~25 ms
      PROCES
                   Respons
                       e

                        Outputs




   Decision Making in Hardware
       Decision Making in Hardware



                     Highest
                                                                                                              Application Software




                   Determinism
                                                                    Operating System
                                                 Calculation




                                                                                       Driver API
                                      Hardware




                    25 ns*
     PROCES
                   Respons
                      e

                        Outputs

* Faster response for
80 and 120 MHz clocks             Highest Reliability




   www.ni.com                                                                                                                        3
Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded


Reliable: CERN
Control World’s Largest Particle Accelerator

•    FPGA-based motion control system for
     intercepting misguided or unstable particle
     beams.

•    Measuring and controlling, in real time, the
     position of bulk components to absorb energetic
     particles out of the nominal beam core with high
     reliability and accuracy at the world’s most
     powerful particle accelerator, the Large Hadron
     Collider (LHC).

•    Custom motion control using small, rugged
     controllers for approximately 600 stepper motors
     with millisecond synchronization.




    Deterministic: VAPO - Controlling the Movement
    of 20 Tons of Concrete with 2 mm accuracy
    • Custom 4-axis hydraulic motion control system for unbalanced
      concrete trays
    • Advanced control, signal processing and high precision
      hydraulic motion




    Timing: Increased Production Throughput
    and Welding Quality
    • Welding of metal sheets used in cold rolling steel mils

    • In old factories strip breakage occurs around 2%, and in
      modernized European factories around 0.5%.

    • With a FPGA based control system we
      have achieved 0.05%

    • The result: a huge economic saving by
      having less downtime and higher
      production throughput.




    www.ni.com                                                       4
Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded


    Processing: Bearing Monitoring
     • Custom analysis algorithm on
       FPGA
     • Real-Time system for managing
       analysis and communication
     • Host application for control & asset
       management

          Digital Demodulation online
           20KHz         20kHz / 50kS/s       FPGA                    20kHz / 50kS/s           20 Hz / 50 S/s ∆f = 0,0122 Hz
                               A                         Z-n     x                20Hz
             Sensor                                                  +   √                                         FFT
                                   D                     +90     x
                                                         °
                                                                                              4k Samples
http://www.fis-services.de/site/en/pst/1.Products/13.Condition_monitoring/29.Condition_Monitoring/103.FAG_ProCheck/FAG_ProCheck.html




       Developing the FPGA code
               FPGA (hardware)                                               Processor (software)
         Time critical control                                           Data analysis/conversion
         Acquisition                                                     Data Logging
         Timing in the FPGA                                              User interface
         In line processing & data                                       Communication (TCP/IP,
         reduction                                                       UDP/Modbus/…)
         Sensor processing                                               Interface to FPGA code
         Custom triggering                                               Supervise / control FPGA
                                                                         (setpoints…)
         Control
         Digital filtering




       Industrial Embedded Architecture
                                                                                                            I/O
      Processor                                          FPGA                                               I/O
                                                                                                            I/O

   • Floating-point • High-speed                                                           • Low-level access
     processing       control &                                                              to hardware
   • Communications   processing                                                           • Custom timing &
   • Multicore      • Reconfigurable                                                         triggering
     technology       hardware                                                             • Modular I/O
                    • Reliability




      www.ni.com                                                                                                                       5
Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded


                               The Challenge
                                                                                                    I/O
                               Processor                            FPGA                            I/O
                                                                                                    I/O

                               • Multicore                    • Low-level tools          • Custom drivers
                                 programming                    Verilog & VHDL             and middleware
                                 challenge                    • Fixed-point
                                                                algorithms
                                           • Custom digital                   • Custom timing for
                                             interface/buses                    different types of I/O




                               NI CompactRIO Architecture




                                   Real-Time                FPGA
                                   Processor




                 • Reconfigurable FPGA for high-speed and custom I/O timing, triggering, and control

                    • I/O modules with built-in signal conditioning for connection to sensors/actuators

                    • Real-time processor for reliable measurement, analysis, connectivity, and control




                               NI RIO Deployment Curve
                                                                                                       I/O

                                                                                                       I/O
System Flexibility and Price




                                                                                                       I/O
                                   PXI RIO                  Windows      Real-time   FPGA
                                                                         Processor
                                                                                                    Custom I/O

                                             PCI RIO



                                                       CompactRIO


                                                                      CompactRIO
                                                                       Integrated                   LabVIEW
                                                                                     Single-Board
                                                                                         RIO

                                                          Number of Systems Deployed




                               www.ni.com                                                                        6
Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded


               Handling Complexity through
                       Abstraction

                                                        System Design Tools

                                                     IEC 1131

                                                .NET
 Abstraction




                                           C, C++
                                 VHDL
                          Assembly

               Machine code

                                 System complexity




   LabVIEW Development Environment




• Intuitive graphical programming for engineers and
    scientists
• Tools to acquire, analyze, and present real-world data
• LabVIEW programs are called virtual instruments, or VIs




   Ladder logic and LabVIEW




 www.ni.com                                                                   7
Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded


   LabVIEW: Graphical System
   Design
  Timing                                                                          Textual Math



I/O integration                                                                       Data Flow



  Parallel                                                                      C and HDL Code



 Statecharts                                                                          Simulation




   LabVIEW Graphical System Design Platform
       Dataflow             C Code           Textual Math      Simulation       Statechart




                  LabVIEW        Real-Time              FPGA        Microprocessors
                  Desktop




             PC             PXI Systems       CompactRIO        SB RIO          HMI




   How Does LabVIEW FPGA Work?
1. Same graphical programming

2. Generate VHDL

3. Compile VHDL through Xilinx

4. Generate downloadable bit
   file




  www.ni.com                                                                                       8
Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded


LabVIEW FPGA Code Abstraction
     Counter                       Analog I/O                            I/O with DMA




        LabVIEW FPGA                                                        VHDL




   Developing the FPGA code
     Interactive Front Panel Communication




       FPGA front panel                                      FPGA block diagram

            Development PC                                              FPGA hardware




CompactRIO Software Architecture
     Host Program                                 Real-Time Processor                        FPGA

                         Network                     Inter -Thread              FPGA
                       Communication                 Communication    Time      Interface
        User                           Normal                                               LabVIEW
      Interface                        Priority                      Critical               FPGA VI
                                        Loop                          Loop

       Enterprise

         LabVIEW for                          LabVIEW                                          LabVIEW
         Windows                              Real-Time                                        FPGA


• User interface                  • Time Critical Loop                              • I/O timing
• Connect to enterprise              – Interface to FPGA code                       • Custom triggering
• Supervisory control             • Normal Priority Loop                            • Control
• Non real-time analysis             – Data conversion                              • Digital filtering
                                     – Analysis and control                         • Sensor processing
                                     – Data logging
                                     – Networking (TCP/IP, UDP,
                                       Modbus/TCP)




  www.ni.com                                                                                              9
Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded


LabVIEW IEC 1131 Function Blocks




                                            I/O

Summary                  Processor   FPGA   I/O
                                            I/O




FPGAs:
• reliable, fast, reconfigurable hardware
• applications: fast/tight/advanced control,
  data/sensor processing, triggering,
  acquisition
• flexible hardware architecture with processor
• VHDL or graphical software




• Learn more:
    LabVIEW:         ni.com/labview
    FPGA hardware    ni.com/compactrio


• Bonus: download the developers guide
  (200+ pages!)
    http://www.ni.com/compactriodevguide/




www.ni.com                                                  10
Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded




www.ni.com                                                  11

Weitere ähnliche Inhalte

Was ist angesagt?

Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyDesign of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyTELKOMNIKA JOURNAL
 
Webinar – Bluetooth Low Energy Power Control
Webinar – Bluetooth Low Energy Power ControlWebinar – Bluetooth Low Energy Power Control
Webinar – Bluetooth Low Energy Power ControlEmbarcados
 
Nobuya Okada presentation
Nobuya Okada presentationNobuya Okada presentation
Nobuya Okada presentationkazu_papasan
 
CAST BA22 32-bit Processor - SoCIP Design Seminar, 2/1/12
CAST BA22 32-bit Processor - SoCIP Design Seminar, 2/1/12CAST BA22 32-bit Processor - SoCIP Design Seminar, 2/1/12
CAST BA22 32-bit Processor - SoCIP Design Seminar, 2/1/12ndzervas
 
Ap nr5000 pt file
Ap nr5000 pt fileAp nr5000 pt file
Ap nr5000 pt fileAddPac1999
 
FPGA Camp - Softjin Presentation
FPGA Camp - Softjin PresentationFPGA Camp - Softjin Presentation
FPGA Camp - Softjin PresentationFPGA Central
 
Introducing the ADSP BF609 Blackfin Processors
Introducing the ADSP BF609 Blackfin ProcessorsIntroducing the ADSP BF609 Blackfin Processors
Introducing the ADSP BF609 Blackfin ProcessorsAnalog Devices, Inc.
 
Intro (lesson1)comp arch
Intro (lesson1)comp archIntro (lesson1)comp arch
Intro (lesson1)comp archRoger Duran
 
Cyber security2012 hybrid-hardware-software
Cyber security2012 hybrid-hardware-softwareCyber security2012 hybrid-hardware-software
Cyber security2012 hybrid-hardware-softwaretelesoft_tech
 
FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014Ibrahim Hejab
 
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONFROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONieijjournal
 

Was ist angesagt? (19)

Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyDesign of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
 
Webinar – Bluetooth Low Energy Power Control
Webinar – Bluetooth Low Energy Power ControlWebinar – Bluetooth Low Energy Power Control
Webinar – Bluetooth Low Energy Power Control
 
Nobuya Okada presentation
Nobuya Okada presentationNobuya Okada presentation
Nobuya Okada presentation
 
CAST BA22 32-bit Processor - SoCIP Design Seminar, 2/1/12
CAST BA22 32-bit Processor - SoCIP Design Seminar, 2/1/12CAST BA22 32-bit Processor - SoCIP Design Seminar, 2/1/12
CAST BA22 32-bit Processor - SoCIP Design Seminar, 2/1/12
 
Profile
ProfileProfile
Profile
 
Fpg as 11 body
Fpg as 11 bodyFpg as 11 body
Fpg as 11 body
 
Ap nr5000 pt file
Ap nr5000 pt fileAp nr5000 pt file
Ap nr5000 pt file
 
FPGA Camp - Softjin Presentation
FPGA Camp - Softjin PresentationFPGA Camp - Softjin Presentation
FPGA Camp - Softjin Presentation
 
Introducing the ADSP BF609 Blackfin Processors
Introducing the ADSP BF609 Blackfin ProcessorsIntroducing the ADSP BF609 Blackfin Processors
Introducing the ADSP BF609 Blackfin Processors
 
Intro (lesson1)comp arch
Intro (lesson1)comp archIntro (lesson1)comp arch
Intro (lesson1)comp arch
 
Cyber security2012 hybrid-hardware-software
Cyber security2012 hybrid-hardware-softwareCyber security2012 hybrid-hardware-software
Cyber security2012 hybrid-hardware-software
 
FPGA
FPGAFPGA
FPGA
 
FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014
 
Baseband processor final rev
Baseband processor final revBaseband processor final rev
Baseband processor final rev
 
Aardoom apr-2008
Aardoom apr-2008Aardoom apr-2008
Aardoom apr-2008
 
Fpga technology
Fpga technologyFpga technology
Fpga technology
 
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONFROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
 
FPGA Configuration
FPGA ConfigurationFPGA Configuration
FPGA Configuration
 
Huss encoder &_decoder_ds
Huss encoder &_decoder_dsHuss encoder &_decoder_ds
Huss encoder &_decoder_ds
 

Ähnlich wie Besturen met FPGA's voor IPC/embedded systemen

FPGA Camp - National Instruments Presentation
FPGA Camp - National Instruments PresentationFPGA Camp - National Instruments Presentation
FPGA Camp - National Instruments PresentationFPGA Central
 
FPGA Overview
FPGA OverviewFPGA Overview
FPGA OverviewMetalMath
 
FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionPersiPersi1
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedChili.CHIPS
 
NorthBridge Technology Overview
NorthBridge Technology OverviewNorthBridge Technology Overview
NorthBridge Technology OverviewAndrew Goodwin
 
Toward a Methodology to turn Smalltak code into FPGA
Toward a Methodology to turn Smalltak code into FPGAToward a Methodology to turn Smalltak code into FPGA
Toward a Methodology to turn Smalltak code into FPGAESUG
 
Arista @ HPC on Wall Street 2012
Arista @ HPC on Wall Street 2012Arista @ HPC on Wall Street 2012
Arista @ HPC on Wall Street 2012Kazunori Sato
 
FPGA Intro
FPGA IntroFPGA Intro
FPGA Intronaito88
 
Hari Krishna Vetsa Resume
Hari Krishna Vetsa ResumeHari Krishna Vetsa Resume
Hari Krishna Vetsa ResumeHari Krishna
 
transforming-wireless-system-design-with-matlab-and-ni.pdf
transforming-wireless-system-design-with-matlab-and-ni.pdftransforming-wireless-system-design-with-matlab-and-ni.pdf
transforming-wireless-system-design-with-matlab-and-ni.pdfJunaidKhan188662
 
Green Pak Product Brief
Green Pak Product BriefGreen Pak Product Brief
Green Pak Product Briefaroncoop
 
NI Compact RIO Platform
NI Compact RIO PlatformNI Compact RIO Platform
NI Compact RIO Platformjlai
 
Flex Stack Rapid Prototyping System
Flex Stack Rapid Prototyping SystemFlex Stack Rapid Prototyping System
Flex Stack Rapid Prototyping Systemfrankp617
 
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...Edge AI and Vision Alliance
 
Meeting SEP 2.0 Compliance: Developing Power Aware Embedded Systems for the M...
Meeting SEP 2.0 Compliance: Developing Power Aware Embedded Systems for the M...Meeting SEP 2.0 Compliance: Developing Power Aware Embedded Systems for the M...
Meeting SEP 2.0 Compliance: Developing Power Aware Embedded Systems for the M...mentoresd
 
Dsp Based Field Programable Gate Array
Dsp Based Field Programable Gate ArrayDsp Based Field Programable Gate Array
Dsp Based Field Programable Gate Arraydecebems
 
STS RF IC Test System
STS RF IC Test SystemSTS RF IC Test System
STS RF IC Test SystemHank Lydick
 

Ähnlich wie Besturen met FPGA's voor IPC/embedded systemen (20)

Trends For Innovating Faster
Trends For Innovating FasterTrends For Innovating Faster
Trends For Innovating Faster
 
FPGA Camp - National Instruments Presentation
FPGA Camp - National Instruments PresentationFPGA Camp - National Instruments Presentation
FPGA Camp - National Instruments Presentation
 
FPGA Overview
FPGA OverviewFPGA Overview
FPGA Overview
 
FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusion
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
NorthBridge Technology Overview
NorthBridge Technology OverviewNorthBridge Technology Overview
NorthBridge Technology Overview
 
Toward a Methodology to turn Smalltak code into FPGA
Toward a Methodology to turn Smalltak code into FPGAToward a Methodology to turn Smalltak code into FPGA
Toward a Methodology to turn Smalltak code into FPGA
 
Arista @ HPC on Wall Street 2012
Arista @ HPC on Wall Street 2012Arista @ HPC on Wall Street 2012
Arista @ HPC on Wall Street 2012
 
FPGA Intro
FPGA IntroFPGA Intro
FPGA Intro
 
Hari Krishna Vetsa Resume
Hari Krishna Vetsa ResumeHari Krishna Vetsa Resume
Hari Krishna Vetsa Resume
 
transforming-wireless-system-design-with-matlab-and-ni.pdf
transforming-wireless-system-design-with-matlab-and-ni.pdftransforming-wireless-system-design-with-matlab-and-ni.pdf
transforming-wireless-system-design-with-matlab-and-ni.pdf
 
FPGA @ UPB-BGA
FPGA @ UPB-BGAFPGA @ UPB-BGA
FPGA @ UPB-BGA
 
Green Pak Product Brief
Green Pak Product BriefGreen Pak Product Brief
Green Pak Product Brief
 
Avb Module Datasheet
Avb Module DatasheetAvb Module Datasheet
Avb Module Datasheet
 
NI Compact RIO Platform
NI Compact RIO PlatformNI Compact RIO Platform
NI Compact RIO Platform
 
Flex Stack Rapid Prototyping System
Flex Stack Rapid Prototyping SystemFlex Stack Rapid Prototyping System
Flex Stack Rapid Prototyping System
 
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
 
Meeting SEP 2.0 Compliance: Developing Power Aware Embedded Systems for the M...
Meeting SEP 2.0 Compliance: Developing Power Aware Embedded Systems for the M...Meeting SEP 2.0 Compliance: Developing Power Aware Embedded Systems for the M...
Meeting SEP 2.0 Compliance: Developing Power Aware Embedded Systems for the M...
 
Dsp Based Field Programable Gate Array
Dsp Based Field Programable Gate ArrayDsp Based Field Programable Gate Array
Dsp Based Field Programable Gate Array
 
STS RF IC Test System
STS RF IC Test SystemSTS RF IC Test System
STS RF IC Test System
 

Mehr von Themadagen

Harry Sanders - Kiefel Benelux
Harry Sanders - Kiefel BeneluxHarry Sanders - Kiefel Benelux
Harry Sanders - Kiefel BeneluxThemadagen
 
Jan Lambrechts - LCS Belgium
Jan Lambrechts - LCS BelgiumJan Lambrechts - LCS Belgium
Jan Lambrechts - LCS BelgiumThemadagen
 
Jan Eite Bullema - TNO
Jan Eite Bullema - TNOJan Eite Bullema - TNO
Jan Eite Bullema - TNOThemadagen
 
Benjamin Mehlmann - Fraunhofer Institute
Benjamin Mehlmann - Fraunhofer InstituteBenjamin Mehlmann - Fraunhofer Institute
Benjamin Mehlmann - Fraunhofer InstituteThemadagen
 
Harm Peters en Mark-Olof Dirksen
Harm Peters en Mark-Olof DirksenHarm Peters en Mark-Olof Dirksen
Harm Peters en Mark-Olof DirksenThemadagen
 
Jan Kroon - ECN-Solliance
Jan Kroon - ECN-SollianceJan Kroon - ECN-Solliance
Jan Kroon - ECN-SollianceThemadagen
 
Arjan Langen - TNO/Holst Centre
Arjan Langen - TNO/Holst CentreArjan Langen - TNO/Holst Centre
Arjan Langen - TNO/Holst CentreThemadagen
 
Karel Spee - Holst Centre
Karel Spee - Holst CentreKarel Spee - Holst Centre
Karel Spee - Holst CentreThemadagen
 
Margreet de Kok - Holst Centre
Margreet de Kok - Holst CentreMargreet de Kok - Holst Centre
Margreet de Kok - Holst CentreThemadagen
 
Joop Onnekink - Pezy Product Innovation
Joop Onnekink - Pezy Product InnovationJoop Onnekink - Pezy Product Innovation
Joop Onnekink - Pezy Product InnovationThemadagen
 
Bas Krins - Applied Polymer Innovations Institute
Bas Krins - Applied Polymer Innovations InstituteBas Krins - Applied Polymer Innovations Institute
Bas Krins - Applied Polymer Innovations InstituteThemadagen
 
Christiaan Bolck - Wageningen UR/ DPI ValueCentre
Christiaan Bolck - Wageningen UR/ DPI ValueCentreChristiaan Bolck - Wageningen UR/ DPI ValueCentre
Christiaan Bolck - Wageningen UR/ DPI ValueCentreThemadagen
 
Rene Dijkstra - DARE!!
Rene Dijkstra - DARE!!Rene Dijkstra - DARE!!
Rene Dijkstra - DARE!!Themadagen
 
Willem van der Bijl - Produca
Willem van der Bijl - ProducaWillem van der Bijl - Produca
Willem van der Bijl - ProducaThemadagen
 
Michael Gerrits - Van Diepen Van der Kroef Advocaten
Michael Gerrits - Van Diepen Van der Kroef AdvocatenMichael Gerrits - Van Diepen Van der Kroef Advocaten
Michael Gerrits - Van Diepen Van der Kroef AdvocatenThemadagen
 
Nick de With - Fusacon
Nick de With - FusaconNick de With - Fusacon
Nick de With - FusaconThemadagen
 
De heer Henk van Eeden
De heer Henk van EedenDe heer Henk van Eeden
De heer Henk van EedenThemadagen
 
Benno Oderkerk - Avantes
Benno Oderkerk - AvantesBenno Oderkerk - Avantes
Benno Oderkerk - AvantesThemadagen
 
Stijn Berkhout - RIVM
Stijn Berkhout - RIVMStijn Berkhout - RIVM
Stijn Berkhout - RIVMThemadagen
 
Gregor van Baars - TNO
Gregor van Baars - TNOGregor van Baars - TNO
Gregor van Baars - TNOThemadagen
 

Mehr von Themadagen (20)

Harry Sanders - Kiefel Benelux
Harry Sanders - Kiefel BeneluxHarry Sanders - Kiefel Benelux
Harry Sanders - Kiefel Benelux
 
Jan Lambrechts - LCS Belgium
Jan Lambrechts - LCS BelgiumJan Lambrechts - LCS Belgium
Jan Lambrechts - LCS Belgium
 
Jan Eite Bullema - TNO
Jan Eite Bullema - TNOJan Eite Bullema - TNO
Jan Eite Bullema - TNO
 
Benjamin Mehlmann - Fraunhofer Institute
Benjamin Mehlmann - Fraunhofer InstituteBenjamin Mehlmann - Fraunhofer Institute
Benjamin Mehlmann - Fraunhofer Institute
 
Harm Peters en Mark-Olof Dirksen
Harm Peters en Mark-Olof DirksenHarm Peters en Mark-Olof Dirksen
Harm Peters en Mark-Olof Dirksen
 
Jan Kroon - ECN-Solliance
Jan Kroon - ECN-SollianceJan Kroon - ECN-Solliance
Jan Kroon - ECN-Solliance
 
Arjan Langen - TNO/Holst Centre
Arjan Langen - TNO/Holst CentreArjan Langen - TNO/Holst Centre
Arjan Langen - TNO/Holst Centre
 
Karel Spee - Holst Centre
Karel Spee - Holst CentreKarel Spee - Holst Centre
Karel Spee - Holst Centre
 
Margreet de Kok - Holst Centre
Margreet de Kok - Holst CentreMargreet de Kok - Holst Centre
Margreet de Kok - Holst Centre
 
Joop Onnekink - Pezy Product Innovation
Joop Onnekink - Pezy Product InnovationJoop Onnekink - Pezy Product Innovation
Joop Onnekink - Pezy Product Innovation
 
Bas Krins - Applied Polymer Innovations Institute
Bas Krins - Applied Polymer Innovations InstituteBas Krins - Applied Polymer Innovations Institute
Bas Krins - Applied Polymer Innovations Institute
 
Christiaan Bolck - Wageningen UR/ DPI ValueCentre
Christiaan Bolck - Wageningen UR/ DPI ValueCentreChristiaan Bolck - Wageningen UR/ DPI ValueCentre
Christiaan Bolck - Wageningen UR/ DPI ValueCentre
 
Rene Dijkstra - DARE!!
Rene Dijkstra - DARE!!Rene Dijkstra - DARE!!
Rene Dijkstra - DARE!!
 
Willem van der Bijl - Produca
Willem van der Bijl - ProducaWillem van der Bijl - Produca
Willem van der Bijl - Produca
 
Michael Gerrits - Van Diepen Van der Kroef Advocaten
Michael Gerrits - Van Diepen Van der Kroef AdvocatenMichael Gerrits - Van Diepen Van der Kroef Advocaten
Michael Gerrits - Van Diepen Van der Kroef Advocaten
 
Nick de With - Fusacon
Nick de With - FusaconNick de With - Fusacon
Nick de With - Fusacon
 
De heer Henk van Eeden
De heer Henk van EedenDe heer Henk van Eeden
De heer Henk van Eeden
 
Benno Oderkerk - Avantes
Benno Oderkerk - AvantesBenno Oderkerk - Avantes
Benno Oderkerk - Avantes
 
Stijn Berkhout - RIVM
Stijn Berkhout - RIVMStijn Berkhout - RIVM
Stijn Berkhout - RIVM
 
Gregor van Baars - TNO
Gregor van Baars - TNOGregor van Baars - TNO
Gregor van Baars - TNO
 

Besturen met FPGA's voor IPC/embedded systemen

  • 1. Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded Besturen met FPGA‘s Erik van Hilten Technical Engineer National Instruments Agenda • Intro • What is an FPGA • Why are FPGAs important in automation • Engineering FPGAs (hardware) • Engineering FPGAs (software) What we do Low-Cost, Modular Productive Software Highly Integrated, Measurement and Development Tools Expandable Control Hardware Industrial Platforms Used by thousands of engineers and scientists for automated test, industrial control, and embedded design applications. www.ni.com 1
  • 2. Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded What is an FPGA? Programmable Interconnects Logic Blocks I/O Blocks Simplified FPGA Example Implementing Logic on FPGA: F = {(A+B)CD} ⊕ E E F LabVIEW FPGA Code A B C D FPGAs are truly parallel E F A B C D Z W X Y www.ni.com 2
  • 3. Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded Benefits FPGAs in Systems • Reliability – Designs become a custom circuit • Determinism – Runs algorithms at deterministic rates down to 25 ns (faster in many cases) • Parallelism – Enables parallel tasks and pipelining • Reconfigurable – Create new and alter existing task-specific personalities • Timing – Nanosecond precision for timing and synchronization Decision Making in Software Decision Making in Software Crash Possible Application Software Operating System Calculation Driver API Hardware ~25 ms PROCES Respons e Outputs Decision Making in Hardware Decision Making in Hardware Highest Application Software Determinism Operating System Calculation Driver API Hardware 25 ns* PROCES Respons e Outputs * Faster response for 80 and 120 MHz clocks Highest Reliability www.ni.com 3
  • 4. Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded Reliable: CERN Control World’s Largest Particle Accelerator • FPGA-based motion control system for intercepting misguided or unstable particle beams. • Measuring and controlling, in real time, the position of bulk components to absorb energetic particles out of the nominal beam core with high reliability and accuracy at the world’s most powerful particle accelerator, the Large Hadron Collider (LHC). • Custom motion control using small, rugged controllers for approximately 600 stepper motors with millisecond synchronization. Deterministic: VAPO - Controlling the Movement of 20 Tons of Concrete with 2 mm accuracy • Custom 4-axis hydraulic motion control system for unbalanced concrete trays • Advanced control, signal processing and high precision hydraulic motion Timing: Increased Production Throughput and Welding Quality • Welding of metal sheets used in cold rolling steel mils • In old factories strip breakage occurs around 2%, and in modernized European factories around 0.5%. • With a FPGA based control system we have achieved 0.05% • The result: a huge economic saving by having less downtime and higher production throughput. www.ni.com 4
  • 5. Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded Processing: Bearing Monitoring • Custom analysis algorithm on FPGA • Real-Time system for managing analysis and communication • Host application for control & asset management Digital Demodulation online 20KHz 20kHz / 50kS/s FPGA 20kHz / 50kS/s 20 Hz / 50 S/s ∆f = 0,0122 Hz A Z-n x 20Hz Sensor + √ FFT D +90 x ° 4k Samples http://www.fis-services.de/site/en/pst/1.Products/13.Condition_monitoring/29.Condition_Monitoring/103.FAG_ProCheck/FAG_ProCheck.html Developing the FPGA code FPGA (hardware) Processor (software) Time critical control Data analysis/conversion Acquisition Data Logging Timing in the FPGA User interface In line processing & data Communication (TCP/IP, reduction UDP/Modbus/…) Sensor processing Interface to FPGA code Custom triggering Supervise / control FPGA (setpoints…) Control Digital filtering Industrial Embedded Architecture I/O Processor FPGA I/O I/O • Floating-point • High-speed • Low-level access processing control & to hardware • Communications processing • Custom timing & • Multicore • Reconfigurable triggering technology hardware • Modular I/O • Reliability www.ni.com 5
  • 6. Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded The Challenge I/O Processor FPGA I/O I/O • Multicore • Low-level tools • Custom drivers programming Verilog & VHDL and middleware challenge • Fixed-point algorithms • Custom digital • Custom timing for interface/buses different types of I/O NI CompactRIO Architecture Real-Time FPGA Processor • Reconfigurable FPGA for high-speed and custom I/O timing, triggering, and control • I/O modules with built-in signal conditioning for connection to sensors/actuators • Real-time processor for reliable measurement, analysis, connectivity, and control NI RIO Deployment Curve I/O I/O System Flexibility and Price I/O PXI RIO Windows Real-time FPGA Processor Custom I/O PCI RIO CompactRIO CompactRIO Integrated LabVIEW Single-Board RIO Number of Systems Deployed www.ni.com 6
  • 7. Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded Handling Complexity through Abstraction System Design Tools IEC 1131 .NET Abstraction C, C++ VHDL Assembly Machine code System complexity LabVIEW Development Environment • Intuitive graphical programming for engineers and scientists • Tools to acquire, analyze, and present real-world data • LabVIEW programs are called virtual instruments, or VIs Ladder logic and LabVIEW www.ni.com 7
  • 8. Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded LabVIEW: Graphical System Design Timing Textual Math I/O integration Data Flow Parallel C and HDL Code Statecharts Simulation LabVIEW Graphical System Design Platform Dataflow C Code Textual Math Simulation Statechart LabVIEW Real-Time FPGA Microprocessors Desktop PC PXI Systems CompactRIO SB RIO HMI How Does LabVIEW FPGA Work? 1. Same graphical programming 2. Generate VHDL 3. Compile VHDL through Xilinx 4. Generate downloadable bit file www.ni.com 8
  • 9. Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded LabVIEW FPGA Code Abstraction Counter Analog I/O I/O with DMA LabVIEW FPGA VHDL Developing the FPGA code Interactive Front Panel Communication FPGA front panel FPGA block diagram Development PC FPGA hardware CompactRIO Software Architecture Host Program Real-Time Processor FPGA Network Inter -Thread FPGA Communication Communication Time Interface User Normal LabVIEW Interface Priority Critical FPGA VI Loop Loop Enterprise LabVIEW for LabVIEW LabVIEW Windows Real-Time FPGA • User interface • Time Critical Loop • I/O timing • Connect to enterprise – Interface to FPGA code • Custom triggering • Supervisory control • Normal Priority Loop • Control • Non real-time analysis – Data conversion • Digital filtering – Analysis and control • Sensor processing – Data logging – Networking (TCP/IP, UDP, Modbus/TCP) www.ni.com 9
  • 10. Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded LabVIEW IEC 1131 Function Blocks I/O Summary Processor FPGA I/O I/O FPGAs: • reliable, fast, reconfigurable hardware • applications: fast/tight/advanced control, data/sensor processing, triggering, acquisition • flexible hardware architecture with processor • VHDL or graphical software • Learn more: LabVIEW: ni.com/labview FPGA hardware ni.com/compactrio • Bonus: download the developers guide (200+ pages!) http://www.ni.com/compactriodevguide/ www.ni.com 10
  • 11. Themadag PLC of IPC - LabVIEW en FPGA's voor IPC/embedded www.ni.com 11