SlideShare a Scribd company logo
1 of 9
Register Transfer and Micro-operations 1 Lecture 9
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Overview
 Register Transfer Language
 Register Transfer
 Bus and Memory Transfers
 Arithmetic Micro-operations
 Logic Micro-operations
 Shift Micro-operations
 Arithmetic Logic Shift Unit
Register Transfer and Micro-operations 2 Lecture 9
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
S1
S0
0
1
2
3
4x1
MUX
X0
Y0
C0
C1
D0
FA
S1
S0
0
1
2
3
4x1
MUX
X1
Y1
C1
C2
D1
FA
S1
S0
0
1
2
3
4x1
MUX
X2
Y2
C2
C3
D2
FA
S1
S0
0
1
2
3
4x1
MUX
X3
Y3
C3
C4
D3
FA
Cout
A0
B0
A1
B1
A2
B2
A3
B3
0 1
S0
S1
Arithmetic Circuits
S1 S0Cin Y O/P
0 0 0 B D = A + B
0 0 1 B D = A + B + 1
0 1 0 B’ D = A + B’
0 1 1 B’ D = A + B’+ 1
1 0 0 0 D = A
1 0 1 0 D = A + 1
1 1 0 1 D = A – 1
1 1 1 1 D = A
Register Transfer and Micro-operations 3 Lecture 9
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Logic Micro operations
- 16 different logic operations with 2 binary vars.
- n binary vars → 2 2 n
functions
• Truth tables for 16 functions of 2 variables and the
corresponding 16 logic micro-operations
Boolean
Function
Micro-
Operations
Name
X 0 0 1 1
y 0 1 0 1
0 0 0 0 F0 = 0 F  0 Clear
0 0 0 1 F1 = xy F  A  B AND
0 0 1 0 F2 = xy' F  A  B’
0 0 1 1 F3 = x F  A Transfer A
0 1 0 0 F4 = x'y F  A’ B
0 1 0 1 F5 = y F  B Transfer B
0 1 1 0 F6 = x  y F  A  B Exclusive-OR
0 1 1 1 F7 = x + y F  A  B OR
1 0 0 0 F8 = (x + y)' F  A  B)’ NOR
1 0 0 1 F9 = (x  y)' F  (A  B)’ Exclusive-NOR
1 0 1 0 F10 = y' F  B’ Complement B
1 0 1 1 F11 = x + y' F  A  B
1 1 0 0 F12 = x' F  A’ Complement A
1 1 0 1 F13 = x' + y F  A’ B
1 1 1 0 F14 = (xy)' F  (A  B)’ NAND
1 1 1 1 F15 = 1 F  all 1's Set to all 1's
Register Transfer and Micro-operations 4 Lecture 9
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Hardware Implementation
0 0 F = A  B AND
0 1 F = AB OR
1 0 F = A  B XOR
1 1 F = A’ Complement
S1 S0 Output -operation
Function table
B
A
S
S
F
1
0
i
i
i
0
1
2
3
4 X 1
MUX
Select
Register Transfer and Micro-operations 5 Lecture 9
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Applications of Logic Microoperations
 Logic microoperations can be used to manipulate individual bits or a
portions of a word in a register
 Consider the data in a register A. In another register, B, is bit data that
will be used to modify the contents of A
 Selective-set A  A + B
 Selective-complement A  A  B
 Selective-clear A  A • B’
 Mask (Delete) A  A • B
 Clear A  A  B
 Insert A  (A • B) + C
 Compare A  A  B
Register Transfer and Micro-operations 6 Lecture 9
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Applications of Logic Microoperations
1. In a selective set operation, the bit pattern in B is used to set certain bits in A
1 1 0 0 At
1 0 1 0 B
1 1 1 0 At+1 (A  A + B)
If a bit in B is set to 1, that same position in A gets set to 1, otherwise that
bit in A keeps its previous value
2. In a selective complement operation, the bit pattern in B is used to
complement certain bits in A
1 1 0 0 At
1 0 1 0 B
0 1 1 0 At+1 (A  A  B)
If a bit in B is set to 1, that same position in A gets complemented from its
original value, otherwise it is unchanged
Register Transfer and Micro-operations 7 Lecture 9
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Applications of Logic Microoperations
3. In a selective clear operation, the bit pattern in B is used to clear certain bits
in A
1 1 0 0 At
1 0 1 0 B
0 1 0 0 At+1 (A  A  B’)
If a bit in B is set to 1, that same position in A gets set to 0, otherwise it is
unchanged
4. In a mask operation, the bit pattern in B is used to clear certain bits in A
1 1 0 0 At
1 0 1 0 B
1 0 0 0 At+1 (A  A  B)
If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is
unchanged
Register Transfer and Micro-operations 8 Lecture 9
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Applications of Logic Microoperations
5. In a clear operation, if the bits in the same position in A and B are the same,
they are cleared in A, otherwise they are set in A
1 1 0 0 At
1 0 1 0 B
0 1 1 0 At+1 (A  A  B)
Register Transfer and Micro-operations 9 Lecture 9
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Applications of Logic Microoperations
6. An insert operation is used to introduce a specific bit pattern into A register,
leaving the other bit positions unchanged
This is done as
– A mask operation to clear the desired bit positions, followed by
– An OR operation to introduce the new bits into the desired positions
– Example
• Suppose you wanted to introduce 1010 into the low order four bits of A:
• 1101 1000 1011 0001 A (Original)
1101 1000 1011 1010 A (Desired)
• 1101 1000 1011 0001 A (Original)
1111 1111 1111 0000 Mask
1101 1000 1011 0000 A (Intermediate)
0000 0000 0000 1010 Added bits
1101 1000 1011 1010 A (Desired)

More Related Content

What's hot

Lecture 06 pic programming in c
Lecture 06 pic programming in cLecture 06 pic programming in c
Lecture 06 pic programming in cVajira Thambawita
 
Design of chip controller
Design of chip controllerDesign of chip controller
Design of chip controllerasha
 
Programmable Logic Controls training day 2
Programmable Logic Controls training day 2Programmable Logic Controls training day 2
Programmable Logic Controls training day 2Malinga Ephraim
 
Programmable Logic Controls training day 1
Programmable Logic Controls training day 1Programmable Logic Controls training day 1
Programmable Logic Controls training day 1Malinga Ephraim
 
A high speed dynamic ripple carry adder
A high speed dynamic ripple carry adderA high speed dynamic ripple carry adder
A high speed dynamic ripple carry addereSAT Journals
 
Instruction set 8085
Instruction set 8085Instruction set 8085
Instruction set 8085varun sukheja
 
IRJET- Analog to Digital Conversion Process by Matlab Simulink
IRJET- Analog to Digital Conversion Process by Matlab SimulinkIRJET- Analog to Digital Conversion Process by Matlab Simulink
IRJET- Analog to Digital Conversion Process by Matlab SimulinkIRJET Journal
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates  by_amitIeee project reversible logic gates  by_amit
Ieee project reversible logic gates by_amitAmith Bhonsle
 
Design of Accumulator Unit
Design of Accumulator UnitDesign of Accumulator Unit
Design of Accumulator UnitHarshad Koshti
 
a technical review of efficient and high speed adders for vedic multipliers
a technical review of efficient and high speed adders for vedic multipliersa technical review of efficient and high speed adders for vedic multipliers
a technical review of efficient and high speed adders for vedic multipliersINFOGAIN PUBLICATION
 

What's hot (20)

Lecture 06 pic programming in c
Lecture 06 pic programming in cLecture 06 pic programming in c
Lecture 06 pic programming in c
 
Design of chip controller
Design of chip controllerDesign of chip controller
Design of chip controller
 
Programmable Logic Controls training day 2
Programmable Logic Controls training day 2Programmable Logic Controls training day 2
Programmable Logic Controls training day 2
 
Programmable Logic Controls training day 1
Programmable Logic Controls training day 1Programmable Logic Controls training day 1
Programmable Logic Controls training day 1
 
Logic Micro Operation
Logic Micro OperationLogic Micro Operation
Logic Micro Operation
 
8 bit alu design
8 bit alu design8 bit alu design
8 bit alu design
 
A high speed dynamic ripple carry adder
A high speed dynamic ripple carry adderA high speed dynamic ripple carry adder
A high speed dynamic ripple carry adder
 
Instruction set 8085
Instruction set 8085Instruction set 8085
Instruction set 8085
 
Master thesis presentation
Master thesis presentationMaster thesis presentation
Master thesis presentation
 
Acc logic
Acc logicAcc logic
Acc logic
 
Adder
Adder Adder
Adder
 
IRJET- Analog to Digital Conversion Process by Matlab Simulink
IRJET- Analog to Digital Conversion Process by Matlab SimulinkIRJET- Analog to Digital Conversion Process by Matlab Simulink
IRJET- Analog to Digital Conversion Process by Matlab Simulink
 
Lecture 24
Lecture 24Lecture 24
Lecture 24
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates  by_amitIeee project reversible logic gates  by_amit
Ieee project reversible logic gates by_amit
 
Design of Accumulator Unit
Design of Accumulator UnitDesign of Accumulator Unit
Design of Accumulator Unit
 
Lecture 26
Lecture 26Lecture 26
Lecture 26
 
Flot multiplier
Flot multiplierFlot multiplier
Flot multiplier
 
Lec03
Lec03Lec03
Lec03
 
adders(1)
adders(1)adders(1)
adders(1)
 
a technical review of efficient and high speed adders for vedic multipliers
a technical review of efficient and high speed adders for vedic multipliersa technical review of efficient and high speed adders for vedic multipliers
a technical review of efficient and high speed adders for vedic multipliers
 

Similar to Lecture 9

Logic microoperations
Logic microoperationsLogic microoperations
Logic microoperationsNitesh Singh
 
Logical micro-operations
Logical micro-operationsLogical micro-operations
Logical micro-operationsVATSAL TRIVEDI
 
Mba admission in india
Mba admission in indiaMba admission in india
Mba admission in indiaEdhole.com
 
Free video lectures for mca
Free video lectures for mcaFree video lectures for mca
Free video lectures for mcaEdhole.com
 
Admissions in india 2015
Admissions in india 2015Admissions in india 2015
Admissions in india 2015Edhole.com
 
CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...
CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...
CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...Asst.prof M.Gokilavani
 
Top schools in faridabad
Top schools in faridabadTop schools in faridabad
Top schools in faridabadEdhole.com
 
Digital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptxDigital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptxssuser6feece1
 
A109211002 switchingtheoryandlogicdesign1
A109211002 switchingtheoryandlogicdesign1A109211002 switchingtheoryandlogicdesign1
A109211002 switchingtheoryandlogicdesign1jntuworld
 
Register transfer & microoperations moris mano ch 04
Register transfer & microoperations    moris mano ch 04Register transfer & microoperations    moris mano ch 04
Register transfer & microoperations moris mano ch 04thearticlenow
 
system software 16 marks
system software 16 markssystem software 16 marks
system software 16 marksvvcetit
 
12 chapter06 math_instructions_fa14
12 chapter06 math_instructions_fa1412 chapter06 math_instructions_fa14
12 chapter06 math_instructions_fa14John Todora
 
ECE 2103_L6 Boolean Algebra Canonical Forms.pptx
ECE 2103_L6 Boolean Algebra Canonical Forms.pptxECE 2103_L6 Boolean Algebra Canonical Forms.pptx
ECE 2103_L6 Boolean Algebra Canonical Forms.pptxMdJubayerFaisalEmon
 
Computer System Architecture Lecture Note 3: computer architecture
Computer System Architecture Lecture Note 3: computer architectureComputer System Architecture Lecture Note 3: computer architecture
Computer System Architecture Lecture Note 3: computer architectureBudditha Hettige
 

Similar to Lecture 9 (20)

Logic microoperations
Logic microoperationsLogic microoperations
Logic microoperations
 
Logical micro-operations
Logical micro-operationsLogical micro-operations
Logical micro-operations
 
Mba admission in india
Mba admission in indiaMba admission in india
Mba admission in india
 
Free video lectures for mca
Free video lectures for mcaFree video lectures for mca
Free video lectures for mca
 
Co ppt
Co pptCo ppt
Co ppt
 
Lect3 organization 2
Lect3 organization 2Lect3 organization 2
Lect3 organization 2
 
Chapter 2
Chapter 2Chapter 2
Chapter 2
 
Admissions in india 2015
Admissions in india 2015Admissions in india 2015
Admissions in india 2015
 
CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...
CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...
CS304PC:Computer Organization and Architecture Session 4 Arithmetic shift log...
 
Top schools in faridabad
Top schools in faridabadTop schools in faridabad
Top schools in faridabad
 
Digital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptxDigital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptx
 
Ch9b
Ch9bCh9b
Ch9b
 
A109211002 switchingtheoryandlogicdesign1
A109211002 switchingtheoryandlogicdesign1A109211002 switchingtheoryandlogicdesign1
A109211002 switchingtheoryandlogicdesign1
 
Register transfer & microoperations moris mano ch 04
Register transfer & microoperations    moris mano ch 04Register transfer & microoperations    moris mano ch 04
Register transfer & microoperations moris mano ch 04
 
system software 16 marks
system software 16 markssystem software 16 marks
system software 16 marks
 
12 chapter06 math_instructions_fa14
12 chapter06 math_instructions_fa1412 chapter06 math_instructions_fa14
12 chapter06 math_instructions_fa14
 
Digital logic
Digital logicDigital logic
Digital logic
 
ECE 2103_L6 Boolean Algebra Canonical Forms.pptx
ECE 2103_L6 Boolean Algebra Canonical Forms.pptxECE 2103_L6 Boolean Algebra Canonical Forms.pptx
ECE 2103_L6 Boolean Algebra Canonical Forms.pptx
 
Unit 4 dica
Unit 4 dicaUnit 4 dica
Unit 4 dica
 
Computer System Architecture Lecture Note 3: computer architecture
Computer System Architecture Lecture Note 3: computer architectureComputer System Architecture Lecture Note 3: computer architecture
Computer System Architecture Lecture Note 3: computer architecture
 

More from RahulRathi94 (20)

Lecture 47
Lecture 47Lecture 47
Lecture 47
 
Lecture 46
Lecture 46Lecture 46
Lecture 46
 
Lecture 44
Lecture 44Lecture 44
Lecture 44
 
Lecture 43
Lecture 43Lecture 43
Lecture 43
 
Lecture 42
Lecture 42Lecture 42
Lecture 42
 
Lecture 41
Lecture 41Lecture 41
Lecture 41
 
Lecture 40
Lecture 40Lecture 40
Lecture 40
 
Lecture 39
Lecture 39Lecture 39
Lecture 39
 
Lecture 38
Lecture 38Lecture 38
Lecture 38
 
Lecture 37
Lecture 37Lecture 37
Lecture 37
 
Lecture 36
Lecture 36Lecture 36
Lecture 36
 
Lecture 35
Lecture 35Lecture 35
Lecture 35
 
Lecture 34
Lecture 34Lecture 34
Lecture 34
 
Lecture 28
Lecture 28Lecture 28
Lecture 28
 
Lecture 27
Lecture 27Lecture 27
Lecture 27
 
Lecture 25
Lecture 25Lecture 25
Lecture 25
 
Lecture 23
Lecture 23Lecture 23
Lecture 23
 
Lecture 22
Lecture 22Lecture 22
Lecture 22
 
Lecture 21
Lecture 21Lecture 21
Lecture 21
 
Lecture 20
Lecture 20Lecture 20
Lecture 20
 

Recently uploaded

Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage CostLeverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage CostZilliz
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsMark Billinghurst
 
Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!Manik S Magar
 
How to write a Business Continuity Plan
How to write a Business Continuity PlanHow to write a Business Continuity Plan
How to write a Business Continuity PlanDatabarracks
 
Vertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering TipsVertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering TipsMiki Katsuragi
 
How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.Curtis Poe
 
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks..."LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...Fwdays
 
DevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache MavenDevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache MavenHervé Boutemy
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 3652toLead Limited
 
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteTake control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteDianaGray10
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Scott Keck-Warren
 
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek SchlawackFwdays
 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):comworks
 
Commit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easyCommit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easyAlfredo García Lavilla
 
The Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and ConsThe Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and ConsPixlogix Infotech
 
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024Lorenzo Miniero
 
Story boards and shot lists for my a level piece
Story boards and shot lists for my a level pieceStory boards and shot lists for my a level piece
Story boards and shot lists for my a level piececharlottematthew16
 
Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Mattias Andersson
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebUiPathCommunity
 

Recently uploaded (20)

Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage CostLeverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR Systems
 
Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!
 
How to write a Business Continuity Plan
How to write a Business Continuity PlanHow to write a Business Continuity Plan
How to write a Business Continuity Plan
 
Vertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering TipsVertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering Tips
 
DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special EditionDMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
 
How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.
 
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks..."LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
 
DevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache MavenDevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache Maven
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365
 
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteTake control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test Suite
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
 
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):
 
Commit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easyCommit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easy
 
The Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and ConsThe Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and Cons
 
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024
 
Story boards and shot lists for my a level piece
Story boards and shot lists for my a level pieceStory boards and shot lists for my a level piece
Story boards and shot lists for my a level piece
 
Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio Web
 

Lecture 9

  • 1. Register Transfer and Micro-operations 1 Lecture 9 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Overview  Register Transfer Language  Register Transfer  Bus and Memory Transfers  Arithmetic Micro-operations  Logic Micro-operations  Shift Micro-operations  Arithmetic Logic Shift Unit
  • 2. Register Transfer and Micro-operations 2 Lecture 9 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT S1 S0 0 1 2 3 4x1 MUX X0 Y0 C0 C1 D0 FA S1 S0 0 1 2 3 4x1 MUX X1 Y1 C1 C2 D1 FA S1 S0 0 1 2 3 4x1 MUX X2 Y2 C2 C3 D2 FA S1 S0 0 1 2 3 4x1 MUX X3 Y3 C3 C4 D3 FA Cout A0 B0 A1 B1 A2 B2 A3 B3 0 1 S0 S1 Arithmetic Circuits S1 S0Cin Y O/P 0 0 0 B D = A + B 0 0 1 B D = A + B + 1 0 1 0 B’ D = A + B’ 0 1 1 B’ D = A + B’+ 1 1 0 0 0 D = A 1 0 1 0 D = A + 1 1 1 0 1 D = A – 1 1 1 1 1 D = A
  • 3. Register Transfer and Micro-operations 3 Lecture 9 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Logic Micro operations - 16 different logic operations with 2 binary vars. - n binary vars → 2 2 n functions • Truth tables for 16 functions of 2 variables and the corresponding 16 logic micro-operations Boolean Function Micro- Operations Name X 0 0 1 1 y 0 1 0 1 0 0 0 0 F0 = 0 F  0 Clear 0 0 0 1 F1 = xy F  A  B AND 0 0 1 0 F2 = xy' F  A  B’ 0 0 1 1 F3 = x F  A Transfer A 0 1 0 0 F4 = x'y F  A’ B 0 1 0 1 F5 = y F  B Transfer B 0 1 1 0 F6 = x  y F  A  B Exclusive-OR 0 1 1 1 F7 = x + y F  A  B OR 1 0 0 0 F8 = (x + y)' F  A  B)’ NOR 1 0 0 1 F9 = (x  y)' F  (A  B)’ Exclusive-NOR 1 0 1 0 F10 = y' F  B’ Complement B 1 0 1 1 F11 = x + y' F  A  B 1 1 0 0 F12 = x' F  A’ Complement A 1 1 0 1 F13 = x' + y F  A’ B 1 1 1 0 F14 = (xy)' F  (A  B)’ NAND 1 1 1 1 F15 = 1 F  all 1's Set to all 1's
  • 4. Register Transfer and Micro-operations 4 Lecture 9 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Hardware Implementation 0 0 F = A  B AND 0 1 F = AB OR 1 0 F = A  B XOR 1 1 F = A’ Complement S1 S0 Output -operation Function table B A S S F 1 0 i i i 0 1 2 3 4 X 1 MUX Select
  • 5. Register Transfer and Micro-operations 5 Lecture 9 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Applications of Logic Microoperations  Logic microoperations can be used to manipulate individual bits or a portions of a word in a register  Consider the data in a register A. In another register, B, is bit data that will be used to modify the contents of A  Selective-set A  A + B  Selective-complement A  A  B  Selective-clear A  A • B’  Mask (Delete) A  A • B  Clear A  A  B  Insert A  (A • B) + C  Compare A  A  B
  • 6. Register Transfer and Micro-operations 6 Lecture 9 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Applications of Logic Microoperations 1. In a selective set operation, the bit pattern in B is used to set certain bits in A 1 1 0 0 At 1 0 1 0 B 1 1 1 0 At+1 (A  A + B) If a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A keeps its previous value 2. In a selective complement operation, the bit pattern in B is used to complement certain bits in A 1 1 0 0 At 1 0 1 0 B 0 1 1 0 At+1 (A  A  B) If a bit in B is set to 1, that same position in A gets complemented from its original value, otherwise it is unchanged
  • 7. Register Transfer and Micro-operations 7 Lecture 9 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Applications of Logic Microoperations 3. In a selective clear operation, the bit pattern in B is used to clear certain bits in A 1 1 0 0 At 1 0 1 0 B 0 1 0 0 At+1 (A  A  B’) If a bit in B is set to 1, that same position in A gets set to 0, otherwise it is unchanged 4. In a mask operation, the bit pattern in B is used to clear certain bits in A 1 1 0 0 At 1 0 1 0 B 1 0 0 0 At+1 (A  A  B) If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is unchanged
  • 8. Register Transfer and Micro-operations 8 Lecture 9 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Applications of Logic Microoperations 5. In a clear operation, if the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A 1 1 0 0 At 1 0 1 0 B 0 1 1 0 At+1 (A  A  B)
  • 9. Register Transfer and Micro-operations 9 Lecture 9 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Applications of Logic Microoperations 6. An insert operation is used to introduce a specific bit pattern into A register, leaving the other bit positions unchanged This is done as – A mask operation to clear the desired bit positions, followed by – An OR operation to introduce the new bits into the desired positions – Example • Suppose you wanted to introduce 1010 into the low order four bits of A: • 1101 1000 1011 0001 A (Original) 1101 1000 1011 1010 A (Desired) • 1101 1000 1011 0001 A (Original) 1111 1111 1111 0000 Mask 1101 1000 1011 0000 A (Intermediate) 0000 0000 0000 1010 Added bits 1101 1000 1011 1010 A (Desired)