SlideShare a Scribd company logo
1 of 4
Download to read offline
Starting a VLSI Design Center
in India
Sunil Nanda
Why do it?
Staff Augmentation
Product Sustenance
Product Co-development
Component Ownership
Product Ownership
Product-line
Ownership
Why have your own
center?
Would an ODC work
better?
Threshold of
attractiveness
A workable design center
A thriving design center
The Holy Grail!
Specific Challenges
Inception
Org Structure
Core Team
Knowledge
Transfer
Credibility
Hump
Culture
Growth
Must grow but only 10% Grads suitable for VLSI
What mix of experienced v/s fresh engineers?
How do you maintain culture while growing?
Set initial expectations very carefully
Get buy-in for expert support through gotchas in first project
Fight against tendency to micromanage from parent
Leaders must walk the talk – initial hands-on is best
Extensive travel initially – both ways!
Avoid a vendor-customer relationship – it is one team
Leader must leverage his/her network
Take your time – its make-or-break!
Expats OK – but as a minority!
Get vision buy-in from at 3 levels starting from CEO
Gets harder as you go down the ladder
Get buy-in from the domain experts as well
Potential backlash from domain experts
Must get senior experts to travel and train
Video-tape initial sessions for future playback
Have Leaders report one level higher than normal
Invest time and effort in building relationships
HR / Finance have min dotted line to local Leaders
Success Factors
Leadership
Ownership
Localization
Organization
Communication

More Related Content

Viewers also liked

волшебный кот черемискина
волшебный кот черемискинаволшебный кот черемискина
волшебный кот черемискинаmorozovaeyu
 
Hiệp khánh hành - 81
Hiệp khánh hành - 81Hiệp khánh hành - 81
Hiệp khánh hành - 81Thao Le
 
Hiệp khánh hành - 70
Hiệp khánh hành - 70Hiệp khánh hành - 70
Hiệp khánh hành - 70Thao Le
 
Cómo perder peso rápidamente sin patillas ni ejercicio
Cómo perder peso rápidamente sin patillas ni ejercicio Cómo perder peso rápidamente sin patillas ni ejercicio
Cómo perder peso rápidamente sin patillas ni ejercicio Ramon Pascual
 
Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...
Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...
Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...DVClub
 
PCI Express Verification using Reference Modeling
PCI Express Verification using Reference ModelingPCI Express Verification using Reference Modeling
PCI Express Verification using Reference ModelingDVClub
 
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)IJERD Editor
 
R. Telford Willis resume 10-2016
R. Telford Willis resume 10-2016R. Telford Willis resume 10-2016
R. Telford Willis resume 10-2016Telford Willis
 

Viewers also liked (13)

волшебный кот черемискина
волшебный кот черемискинаволшебный кот черемискина
волшебный кот черемискина
 
ստալին հիտլեր
ստալին հիտլերստալին հիտլեր
ստալին հիտլեր
 
Hiệp khánh hành - 81
Hiệp khánh hành - 81Hiệp khánh hành - 81
Hiệp khánh hành - 81
 
Hiệp khánh hành - 70
Hiệp khánh hành - 70Hiệp khánh hành - 70
Hiệp khánh hành - 70
 
Cómo perder peso rápidamente sin patillas ni ejercicio
Cómo perder peso rápidamente sin patillas ni ejercicio Cómo perder peso rápidamente sin patillas ni ejercicio
Cómo perder peso rápidamente sin patillas ni ejercicio
 
Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...
Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...
Efficient Migration of Verilog Testbenches to 'UVM' Keeping the Functionality...
 
Presentacio consell
Presentacio consellPresentacio consell
Presentacio consell
 
Reyna CV
Reyna CV Reyna CV
Reyna CV
 
PCI Express Verification using Reference Modeling
PCI Express Verification using Reference ModelingPCI Express Verification using Reference Modeling
PCI Express Verification using Reference Modeling
 
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
 
R. Telford Willis resume 10-2016
R. Telford Willis resume 10-2016R. Telford Willis resume 10-2016
R. Telford Willis resume 10-2016
 
Suarez es bn
Suarez es bnSuarez es bn
Suarez es bn
 
Abhishek-CV
Abhishek-CVAbhishek-CV
Abhishek-CV
 

More from DVClub

IP Reuse Impact on Design Verification Management Across the Enterprise
IP Reuse Impact on Design Verification Management Across the EnterpriseIP Reuse Impact on Design Verification Management Across the Enterprise
IP Reuse Impact on Design Verification Management Across the EnterpriseDVClub
 
Cisco Base Environment Overview
Cisco Base Environment OverviewCisco Base Environment Overview
Cisco Base Environment OverviewDVClub
 
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and ChallengesIntel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and ChallengesDVClub
 
Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)DVClub
 
Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)DVClub
 
Stop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification MethodologyStop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification MethodologyDVClub
 
Validating Next Generation CPUs
Validating Next Generation CPUsValidating Next Generation CPUs
Validating Next Generation CPUsDVClub
 
Verification Automation Using IPXACT
Verification Automation Using IPXACTVerification Automation Using IPXACT
Verification Automation Using IPXACTDVClub
 
Validation and Design in a Small Team Environment
Validation and Design in a Small Team EnvironmentValidation and Design in a Small Team Environment
Validation and Design in a Small Team EnvironmentDVClub
 
Trends in Mixed Signal Validation
Trends in Mixed Signal ValidationTrends in Mixed Signal Validation
Trends in Mixed Signal ValidationDVClub
 
Verification In A Global Design Community
Verification In A Global Design CommunityVerification In A Global Design Community
Verification In A Global Design CommunityDVClub
 
Design Verification Using SystemC
Design Verification Using SystemCDesign Verification Using SystemC
Design Verification Using SystemCDVClub
 
Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-ExpressDVClub
 
SystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification ProcessSystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification ProcessDVClub
 
Efficiency Through Methodology
Efficiency Through MethodologyEfficiency Through Methodology
Efficiency Through MethodologyDVClub
 
Pre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si ValidationPre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si ValidationDVClub
 
OpenSPARC T1 Processor
OpenSPARC T1 ProcessorOpenSPARC T1 Processor
OpenSPARC T1 ProcessorDVClub
 
Intel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification ExperienceIntel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification ExperienceDVClub
 
Using Assertions in AMS Verification
Using Assertions in AMS VerificationUsing Assertions in AMS Verification
Using Assertions in AMS VerificationDVClub
 
Low-Power Design and Verification
Low-Power Design and VerificationLow-Power Design and Verification
Low-Power Design and VerificationDVClub
 

More from DVClub (20)

IP Reuse Impact on Design Verification Management Across the Enterprise
IP Reuse Impact on Design Verification Management Across the EnterpriseIP Reuse Impact on Design Verification Management Across the Enterprise
IP Reuse Impact on Design Verification Management Across the Enterprise
 
Cisco Base Environment Overview
Cisco Base Environment OverviewCisco Base Environment Overview
Cisco Base Environment Overview
 
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and ChallengesIntel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
 
Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)
 
Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)
 
Stop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification MethodologyStop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification Methodology
 
Validating Next Generation CPUs
Validating Next Generation CPUsValidating Next Generation CPUs
Validating Next Generation CPUs
 
Verification Automation Using IPXACT
Verification Automation Using IPXACTVerification Automation Using IPXACT
Verification Automation Using IPXACT
 
Validation and Design in a Small Team Environment
Validation and Design in a Small Team EnvironmentValidation and Design in a Small Team Environment
Validation and Design in a Small Team Environment
 
Trends in Mixed Signal Validation
Trends in Mixed Signal ValidationTrends in Mixed Signal Validation
Trends in Mixed Signal Validation
 
Verification In A Global Design Community
Verification In A Global Design CommunityVerification In A Global Design Community
Verification In A Global Design Community
 
Design Verification Using SystemC
Design Verification Using SystemCDesign Verification Using SystemC
Design Verification Using SystemC
 
Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-Express
 
SystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification ProcessSystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification Process
 
Efficiency Through Methodology
Efficiency Through MethodologyEfficiency Through Methodology
Efficiency Through Methodology
 
Pre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si ValidationPre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si Validation
 
OpenSPARC T1 Processor
OpenSPARC T1 ProcessorOpenSPARC T1 Processor
OpenSPARC T1 Processor
 
Intel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification ExperienceIntel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification Experience
 
Using Assertions in AMS Verification
Using Assertions in AMS VerificationUsing Assertions in AMS Verification
Using Assertions in AMS Verification
 
Low-Power Design and Verification
Low-Power Design and VerificationLow-Power Design and Verification
Low-Power Design and Verification
 

Starting a VLSI Design Center in India

  • 1. Starting a VLSI Design Center in India Sunil Nanda
  • 2. Why do it? Staff Augmentation Product Sustenance Product Co-development Component Ownership Product Ownership Product-line Ownership Why have your own center? Would an ODC work better? Threshold of attractiveness A workable design center A thriving design center The Holy Grail!
  • 3. Specific Challenges Inception Org Structure Core Team Knowledge Transfer Credibility Hump Culture Growth Must grow but only 10% Grads suitable for VLSI What mix of experienced v/s fresh engineers? How do you maintain culture while growing? Set initial expectations very carefully Get buy-in for expert support through gotchas in first project Fight against tendency to micromanage from parent Leaders must walk the talk – initial hands-on is best Extensive travel initially – both ways! Avoid a vendor-customer relationship – it is one team Leader must leverage his/her network Take your time – its make-or-break! Expats OK – but as a minority! Get vision buy-in from at 3 levels starting from CEO Gets harder as you go down the ladder Get buy-in from the domain experts as well Potential backlash from domain experts Must get senior experts to travel and train Video-tape initial sessions for future playback Have Leaders report one level higher than normal Invest time and effort in building relationships HR / Finance have min dotted line to local Leaders